5[6]IEEEStd1149.6-2003,IEEE Stan dard for Boundary-Scan Testing of A dvanced Digita INetworks. 被引量：1
6Chen W, Gupta S, Breuer M. Test generation in VLSI circuits for crosstalk noise[A]. Proc Int Test Conf[C]. Washington DC,USA. 1998. 641-650. 被引量：1
7Kimothi S, Nandwani U. Uncertainty considerations in compliance-testing for electromagnetic interference[A]. Proc Annual Reliability and Maintainability Symp[C]. Washington DC,USA. 1999. 265-268. 被引量：1
8Chen H, Wang L. Design for signal integrity: the new paradigm for deep-submicron VLSI design[A]. Proc Int Symp VLSI Technol[C]. Taipei,Taiwan,China. 1997. 329-333. 被引量：1
9Nourani M, Attarha A. Built-in self-test for signal integrity[A]. Proc Des Auto Conf[C]. Las Vegas,NV,USA. 2001. 792-797. 被引量：1
10Tehranipour M H, Ahmed N, Nourani M. Multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity[A]. Proc 21st Int Conf Computer Design[C]. San Jose,CA,USA. 2003. 554-559. 被引量：1
