期刊文献+

基于超宽带采样保持器的数字接收机设计 被引量:3

Design of a Digital Receiver Based on Ultra-Wide Waveband SHA
下载PDF
导出
摘要 直接射频采样技术是数字接收机的发展新趋势。由于ADC器件的水平限制,直接射频采样技术在接收机中的应用受到很大的限制。采用SHA(采样保持器)+ADC的系统结构,设计了一种支持超宽带信号输入的数字接收机,实现了射频信号的直接采样。简述了采样保持器的工作原理,介绍了直接射频采样数字接收机的系统组成,详细介绍了数据采集子板的设计。综合FPGA分析工具CHIPSCOPE与MATLAB软件,对数字接收机进行了测试和指标分析。结果表明,该数字接收机在采样保持器带宽范围内,可以满足常规指标要求,简化了系统设计,降低了成本,具有一定的应用价值。 The technology of direct RF sampling is a new trend of the digital receiver. Limited by ADC device, the application of this technology is not very popular in the receiver. Based on the architecture of SHA(sample and hold amplifier) + ADC, this paper introduces a digital receiver that supports ultra-wide waveband input signal and implements direct sampling of RF signal. A brief introduction is given to the prin- ciple of the sample and hold amplifier. The system architecture of the direct RF sampling digital receiver is described and the sub-board of data acquiring is presented in detail. Combining the CHIPSCOPE, the analy- sis tool of FPGA, and the software of MATLAB, the digital receiver is tested and its features are analyzed. The results show that the features of the digital receiver can meet the need of regular application. The system design is simplified and the cost is reduced.
出处 《雷达科学与技术》 北大核心 2015年第3期320-323,共4页 Radar Science and Technology
关键词 直接射频采样 采样保持器 数据采集子板 数字接收机 direct RF sampling sample and hold amplifier sub-board of data acquiring digital receiver
  • 相关文献

参考文献10

  • 1TSUI J.宽带数字接收机[M].杨小牛,陆安南,金飚,译.北京:电子工业出版社,2002:7-13. 被引量:1
  • 2杨小牛等著..软件无线电原理与应用[M].北京:电子工业出版社,2001:262.
  • 3赵岩,敬守钊.高速采样保持电路设计[J].电子质量,2011(9):4-6. 被引量:7
  • 4SHEINGOLD D. Analog-Digital Conversion Hand-book[M]. 3rd ed. Englewood Cliffs, NJ: Prentice- Hall, 1986. 被引量:1
  • 5INPHI PROPRIETARY. 1821 TH 18 GHz Band- width 2GS/s THA Datasheet[EB/OL]. 2007-01-17. http://www, inphi, com/products-technology/multi- markets-test-measurement-military-aerospace/track- and-hold-amplifiers/1821-th-sO 1 bga. php. 被引量:1
  • 6向海生,马利祥,王冰.基于拼接采样技术的宽带数字接收机[J].雷达科学与技术,2014,12(4):450-453. 被引量:8
  • 7VITA. FMC Marketing Alliance[EB/OL]. 2010-02- 18. http..//www, vita. com/fmc. 被引量:1
  • 8TEXAS INSTRUMENTS. ADC08D1500 High Per- formance, Low Power, Dual 8-bit, 1. 5 GSPS A/D Converter [EB/OL]. 2009-04-20. http: //www. ti. com/lit/ds/symlink/adc08d1500, pdf. 被引量:1
  • 9ANALOG DEVICES. Wideband Synthesizer with In- tegrated VCO:ADF4350[EB/OL]. 2008-11-08. http.. //www. analog, com/media/en/technical-documenta- tion/data-sheets/ADF4350, pdf. 被引量:1
  • 10张奕,谭剑美.DAM中多通道数字收发的设计与实现[J].雷达科学与技术,2012,10(3):320-323. 被引量:9

二级参考文献13

  • 1Specifications and Architectures of Sample and Hold Amplifiers. National Semiconductor Application Note 775 July 1922. 被引量:1
  • 2张明友.汪学刚.雷达系统[M].北京:电子工业出版社,2005:269-274. 被引量:14
  • 3Gangele S, Desai N M. ISRO's Programmable Digital Waveform Generator[J]. IEEE Aerospace and Elec- tronic Systems Magazine, 2008, 23 (6) : 25-30. 被引量:1
  • 4Yang Shuiwang, Wu Zhilu, Ren Guanghui. Design and implementation of FPGA-Based FSK IF Digital Receiver[C]//1st International Symposium on Sys- tems and Control in Aerospace and Astronautics, [s. l. ]:[s. n. ], 2006:819-821. 被引量:1
  • 5BLACK W C, HODGES D A. Time Interleaved Con- verter Arrays[J]. IEEE Journal of Solid-State Cir- cuits, 1980, 15(6) :1022-1029. 被引量:1
  • 6Xilinx , Inc. UG479, 7 Series DSP48E1 Slice User Guide[M/OL]. http://www.xilinx.com. 被引量:1
  • 7KUROSAWA N, KOBAYASHI H, MARUYAMA K, et al. Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems[J]. IEEE Trans on Circuits on Systems I, 2001, 48(3) :261-271. 被引量:1
  • 8ELBORNSSON J, GUST AFSSON F, EKLUND J E. Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved AID Converters System [J]. IEEE Trans on Circuits and Systems I: Regular Papers, 2004, 51(1): 151-158. 被引量:1
  • 9HAFTBARADARAN A, MARTIN K W. A Back- ground Compensation Technique for Sampling Time Errors in Time-Interleaved AID Converters[CJ II Circuits and Systems 48th Midwest Symposium, [So IJ: [L n. J, 2005:1011-1014. 被引量:1
  • 10HUANG Lu, LIN Beiyuan , ZHANG Sidong. A Digital-Background TIADC Calibration Architecture and a Fast Calibration Algorithm for Timing-Error Mismatch [C J II 7th International Conference on ASIC, [So 1. J: [so n. J, 2007: 253-256. 被引量:1

共引文献20

同被引文献19

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部