期刊文献+

3D-TSV封装技术 被引量:9

3D-TSV Package Technology
下载PDF
导出
摘要 3D-TSV封装技术是实现多功能、高性能、高可靠且更轻、更薄、更小的系统级封装最有效的技术途径之一。3D-TSV封装关键技术包括:通孔制作、通孔薄膜淀积、磁控溅射、通孔填充、铜化学机械研磨、超薄晶圆减薄、芯片/晶圆叠层键合等。阐述了每种关键技术的工艺原理、技术特点、应用范围及发展前景,关键设备、关键材料以及TSV在三维封装技术中的应用。 3D-TSV package technology is the best impactful technique approach to achieve three dimension system package with multifunction,high-performance,high-reliability,more light weight,thinner,smaller.The paper presented several key technologies of 3D-TSV package,such as,via fabrication,film deposition on via sidewall,via filling,copper CMP,ultra-thin wafer grinding,chip/wafer stacking bonding.And discussed techno-theory,techno-characteristic,application area,development status of key technologies,the key equipments,the key materials,and application of 3D-TSV package technology.
出处 《电子与封装》 2014年第7期1-5,共5页 Electronics & Packaging
关键词 3D-TSV封装 通孔 铜化学机械研磨 超薄晶圆减薄 芯片 晶圆叠层键合 3D-TSV package via copper CMP ultra-thin wafer grinding chip/wafer stacking bonding
  • 相关文献

参考文献5

二级参考文献30

  • 1ArthurKeigler BillWu ZhenLiu.TSV通孔和倒装芯片中的铜凸块淀积工艺.半导体科技,2008,(6):21-24. 被引量:1
  • 2Akito Yoshida, et. al. A Study on Package Stacking Process for Package-on-Package (PoP)[C]. ElectronicComponents and Technology Conference (ECTC) 2006:213-219. 被引量:1
  • 3LauraPeters.TSV应用需要TSV工具.半导体国际,2008,(10):18-18. 被引量:1
  • 4MorihiroKada.堆叠封装技术.半导体制造,2007,(2):24-28. 被引量:2
  • 5[2]Miinch,U.et al.,"Metal Film Protection of CMOS Wafers Against KOH",Proc.of the SPIE,Vol.3514(1998),PP.124-133 被引量:1
  • 6[3]F.E.Rasmussen',M.Hesche1 and 0.Hansen',Batch Fabrication of Through-Wafer Vias In CMOS Wafers for 3-D Packaging Applications,Electronic Components and Technology Conference,2003 被引量:1
  • 7[4]M.D.Samber,T.Nellissen and E.V.Grnnsven,Through Wafer Interconnection for Advanced Electronic Devices,6th Electronics Packaging Technology Conference,2004 被引量:1
  • 8[5]Seong Joon Ok,Jordan Neysmith,Generic,Direct-Chip-Attach MEMS Packaging Design with High Density and Aspect Ratio through-Wafer Electrical Intereonnect,ECTC,2002 被引量:1
  • 9[6]Shawn Xiaodong Zhang,Shi-Wei Ricky Lee.L.T.Weng,Sylvia So,Characterization of Copper-to-Silicon Diffusion for the Application of 3D Paekaging with Through Silicon Vias,6th International Conference on Electronics Packaging Technology,2005 被引量:1
  • 10[7]Woonbae Kim,Qian Wang,Junsik Hwang,A Low Temperature Hermetic Wafer Level Packaging Method for RF MEMS Swith,ECTC,2005 被引量:1

共引文献44

同被引文献36

引证文献9

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部