3F. Beenker, et al.Macro testing: Unifying IC and board test.IEEE Design & Test of Computers, 1986, 4(6) : 26--32. 被引量：1
4R. Rajsuman. Design and test of large embedded memories: An overview. IEEE Design & Test of Computers, 2001, 18(3) : 17-27. 被引量：1
5R. Nair. Comments on an optimal algorithm for testing stuck-at faults in random access memories. IEEE Trans. on Computers,1979, 28(3): 258-261. 被引量：1
6D. S. Suk, S. M. Reddy. A march test for functional faults in semiconductor random-access memories. IEEE Trans.Computers, 1981, 30(12): 982 -985. 被引量：1
7M. Marinescu. Simple and efficient agorithms for functional RAM testing. In: Proc. of Int'l Test Conf.Philadelphia: IEEE Press, 1982. 236-239. 被引量：1
8L. Chen, S. Dey. Software-based self-testing methodology for processor cores. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20(3): 369--380. 被引量：1
9E. Marinissen, R. Arendsen, G. Bos, et al. A Structured and scalable mechanism for test access to embedded reusable cores. In:Proc. of Int'l Test Conf.. Washington: IEEE Press, 1998. 284-293. 被引量：1
10P. Varma, S. Bhatia. A Structured test re-use methodology for core-based system chips. In: Proc. of Int'l Test Conf.Washington: IEEE Press, 1998. 294- 302. 被引量：1
