期刊文献+

可重构阵列自主容错方法 被引量:5

Self Fault-tolerant Reconfigurable Array
下载PDF
导出
摘要 设计了一种具有故障自诊断和自修复能力的可重构阵列单元结构.在功能细胞单元内部实现分布式的故障自诊断,在测试到故障后,可以自主地将距故障单元最近的空闲单元进行替换,接着自动取消受故障影响的线网,并在新的布线端点间对这些线网重新布线.以4位并行乘法器为例,实验结果证明了可重构单元阵列的故障自修复能力,并验证其重构时间较短且可靠性较高. A self-reconfigurable array cell structure with the ability of self-testing and self-repairing is presented.The distributed fault self-diagnosing can be achieved in the function cell unit.When the fault is tested,the nearest spare cells can automatically replace the faulty cells,cancel the nets which effected by fault automatically,and reroute these nets between the new endpoints.A 4-bit parallel multiplier is chose as an example.The experiment result demonstrates self-repairing ability of self-reconfigurable cell array,and testify it requires short reconfiguration time and improves the reliability.
出处 《信息与控制》 CSCD 北大核心 2010年第5期568-573,580,共7页 Information and Control
基金 国家自然科学基金资助项目(60871009 60501022) 航空科学基金资助项目(2009ZD52045)
关键词 数字测控系统 可重构硬件 芯片级自主容错 在线布局布线 硬件辅助布线 乘法器 digital control and test system reconfigurable hardware chip-level self fault-tolerance on-line layout and route hardware-assisted routing multiplier
  • 相关文献

参考文献10

  • 1Cheatham J A, Emmert J M, Baumqart S, A survey of fault tolerant methodologies for FPGAs[J]. ACM Transactions on Design Automation of Electronic Systems, 2006, 11(2): 501-533. 被引量:1
  • 2Doumar A, Katoh K, lto H. Fault tolerant SoC architecture design for JPEG2000 using partial reconfigurability[C]//Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems4. Piscataway, NJ, USA: IEEE, 2007: 30-40. 被引量:1
  • 3Emmert J M, Stroud C E, Abramovici M. Online fault tolerance for FPGA logic blocks[J]. IEEE Transactions on Very Large Scale Integration (VISI) Systems, 2007, 15(2): 216-226. 被引量:1
  • 4任小西,李仁发,金声震,张克环,吴强.基于JBits的一种可重构数据处理系统可靠性研究[J].计算机研究与发展,2007,44(4):722-728. 被引量:3
  • 5Zhang Z, Wang Y R, Yang S S, et al. The research of selfrepairing digital circuit based on embryonic cellular array[J]. Neural Computing & Applications, 2008, 17(2): 145-151. 被引量:1
  • 6Canham R O, Tyrrell A M. A hardware artificial immune system and embryonic array for fault tolerant systems[J]. Genetic Programming and Evolvable Machines, 2003, 4(4): 359-382. 被引量:1
  • 7Barker W, Halliday D M, Thoma Y, et al. Fault tolerance using dynamic reconfiguration on the POEtic tissue[J]. IEEE Transactions on Evolutionary Computation, 2007, 11 (5): 666-684. 被引量:1
  • 8Morales-Reyes A, Erdogan A T, Arslan T, et al. Towards fault-tolerant systems based on adaptive cellular genetic algorithms[C]//Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems. Piscataway, NJ, USA: IEEE, 2008: 398-405. 被引量:1
  • 9Damavandi Y B, Mohammadi K. Fault tolerance in coevolutionary communication of EHW modules[J]. Computers and Mathematics with Applications, 2009, 57(11/12): 1730- 1735. 被引量:1
  • 10高桂军,王友仁,姚睿,崔江.基于演化硬件的容错系统设计技术研究[J].信息与控制,2008,37(3):370-376. 被引量:6

二级参考文献17

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量:10
  • 2G H Chapman,B Dufort.Using laser defect avoidance to build large-area FPGAs[J].IEEE Test & Design on Computers,1998,15(4):75-81 被引量:1
  • 3A Doumar,S Kaneko,H Ito.Defect and fault tolerance FPGAs by shifting the conguration data[C].Int'l Symp on Defect and Fault Tolerance in VLSI Systems,Albuquerque,NM,1999 被引量:1
  • 4F Hanchek,S Dutt.Methodologies for tolerating cell and interconnect faults in FPGAs[J].IEEE Trans on Computers,1998,47(1):15-33 被引量:1
  • 5M Abramovici,C Stroud,S Wijesuriya,et al.Using roving STARs for on-line testing and diagnosis of FPGAs in faulttolerant applications[J].IEEE Int'l Test Conf,Atlantic City,NJ,1999 被引量:1
  • 6J Emmert,C Stroud,B Skaggs,et al.Dynamic fault tolerance in FPGAs via partial reconfiguration[C].IEEE Symp on Field-Programmable Custom Computing Machines (FCCM 2000),Napa Valley,CA,2000 被引量:1
  • 7Xilinx Inc.Virtex-Ⅱ Platform FPGA User Guide[OL].http://direct.xilinx.com/ bvdocs/ userguides/ ug002.pdf,2006-11-19 被引量:1
  • 8Xilinx Inc.JBits Software and Documentation[OL].http://www.xilinx.com/labs/downtoads/jbits/jbits3.jar,2006-11-19 被引量:1
  • 9Xilinx Inc.XAPP197:Triple Module Redundancy Design Techniques[OL].http://www.xilinx.com/bvdocs/appnotes/xapp197.pdf,2006-11-19 被引量:1
  • 10Zhang Y, Smith S L, Tyrrell A M. Digital circuit design using intrinsic evolvable hardware [A]. Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware [C]. Los Alamitos, CA, USA: IEEE Computer Society, 2004, 55-62. 被引量:1

共引文献7

同被引文献66

引证文献5

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部