期刊文献+

基于JBits的一种可重构数据处理系统可靠性研究 被引量:3

Research on Reliability of a Reconfigurable Data Processing System Based on JBits
下载PDF
导出
摘要 空间太阳望远镜(SST)是一颗对太阳进行观测的科学卫星,它使用FPGA芯片对每天采集的大量数据进行预处理.高昂的建造费用和恶劣的工作环境,确保SST数据的高可靠性成为一项艰巨任务.改进了常规TMR结构,提出一种基于配置数据的可重构硬件故障检测和修复方法,使用JBits工具简化对配置数据的各种操作.此结构和方法能及时检测到故障,通过硬件重构消除故障,提高系统可靠性.采用Markov过程理论对系统可靠性进行分析,结果表明可靠性可得到显著提高. space solar telescope (SST) is a scientific satellite that employs FPGA (field programmable gate array) to preprocess the huge data gathered by its sensors. Since its high building and maintaining cost and poor working environment, it's a great challenge to ensure the reliability. An improved TMR (triple module redundancy) architecture is presented, in which the data arbiter can find the difference among its three inputs and send an error message to the main controller to launch fault scanning operation. A new method for the main controller is proposed to detect and remove hardware faults based on the configuration data of reconfigurable system. The test circuits and test stimulus are constructed by generating different patterns of configuration data. Since the reconfiguration process and the structure of configuration data are very complex, JBits is used to simplify the process of configuration data, which is originally written to facilitate reconfiguration system development. These measures are able to detect faults when they appear and remove faults by hardware reconfiguration, thus taking full advantage of TMR and reconfigurable features to improve reliability. And experiment results are given to show that minor routing resource fault can be repaired by using JBits and JRoutes. The availability of reconfigurable system with the proposed new architecture and fault processing method is modeled and analyzed using Markov process theory. Analysis results show that the reliability is improved greatly.
出处 《计算机研究与发展》 EI CSCD 北大核心 2007年第4期722-728,共7页 Journal of Computer Research and Development
基金 国家"八六三"高技术研究发展计划基金项目(863-2.5.1.25)
关键词 可靠性 三模冗余 JBits 容错 reliability TMR JBits fault-tolerant
  • 相关文献

参考文献10

  • 1G H Chapman,B Dufort.Using laser defect avoidance to build large-area FPGAs[J].IEEE Test & Design on Computers,1998,15(4):75-81 被引量:1
  • 2A Doumar,S Kaneko,H Ito.Defect and fault tolerance FPGAs by shifting the conguration data[C].Int'l Symp on Defect and Fault Tolerance in VLSI Systems,Albuquerque,NM,1999 被引量:1
  • 3F Hanchek,S Dutt.Methodologies for tolerating cell and interconnect faults in FPGAs[J].IEEE Trans on Computers,1998,47(1):15-33 被引量:1
  • 4M Abramovici,C Stroud,S Wijesuriya,et al.Using roving STARs for on-line testing and diagnosis of FPGAs in faulttolerant applications[J].IEEE Int'l Test Conf,Atlantic City,NJ,1999 被引量:1
  • 5J Emmert,C Stroud,B Skaggs,et al.Dynamic fault tolerance in FPGAs via partial reconfiguration[C].IEEE Symp on Field-Programmable Custom Computing Machines (FCCM 2000),Napa Valley,CA,2000 被引量:1
  • 6Xilinx Inc.Virtex-Ⅱ Platform FPGA User Guide[OL].http://direct.xilinx.com/ bvdocs/ userguides/ ug002.pdf,2006-11-19 被引量:1
  • 7Xilinx Inc.JBits Software and Documentation[OL].http://www.xilinx.com/labs/downtoads/jbits/jbits3.jar,2006-11-19 被引量:1
  • 8Xilinx Inc.XAPP197:Triple Module Redundancy Design Techniques[OL].http://www.xilinx.com/bvdocs/appnotes/xapp197.pdf,2006-11-19 被引量:1
  • 9李仁发,周祖德,陈幼平,徐成,李方敏.可重构计算的硬件结构[J].计算机研究与发展,2003,40(3):500-506. 被引量:27
  • 10顾瑛编著..可靠性工程数学[M].北京:电子工业出版社,2004:368.

二级参考文献26

  • 1S Hauck, Z Li, E Schwabe. Configuration compression for the Xilinx XC6200 FPGA. In: IEEE Symp on Field-Programmable Custom Computing Machines. New York: IEEE Press, 1998 被引量:1
  • 2Patterson. Computer Architecture. San Francisco, CA: Morgan Kaufmann, 1999 被引量:1
  • 3Katherin Compton. Reconfigurable Computing. http//www.ee.washington.edu/hauck 被引量:1
  • 4M Rencher, B L Hutchings. Automated target recognition on SPLASH2. In: IEEE Symp on Field-Programmable Custom Computing Machines. New York: IEEE Press, 1997 被引量:1
  • 5M Weinhardt, W Luk. Pipeline vectorization for reconfigurable systems. In: IEEE Symp on Field-Programmable Custom Computing Machines. New York: IEEE Press, 1997 被引量:1
  • 6S Hauck, W D Wilson. Runlength compression techniques for FPGA configurations. Northwestern University, Dept of ECE, USA, Tech Rep, 2001 被引量:1
  • 7P Graham, B Nelson. Genetic algorithms in software and in hardware-A performance analysis of workstation and custom computing machine implementations. In: IEEE Symp on FPGAs for Custom Computing Machines. New York: IEEE Press, 1996 被引量:1
  • 8The Programmalbe Logic Data Book. San Jose, CA: Xilinx Inc, 1994 被引量:1
  • 9XC6200: Advanced Product Specification. San Jose, CA: Xilinx Inc, 2001 被引量:1
  • 10Data Book. San Jose, CA: Altera Corporation, 2001 被引量:1

共引文献26

同被引文献35

引证文献3

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部