期刊文献+

基于国产ZYNQ的裸机双核设计

Bare Metal Dual Core Design Based on Domestic ZYNQ
下载PDF
导出
摘要 当ZYNQ芯片裸机读写嵌入式多媒体存储卡(eMMC)时,CPU会被大量占用,从而导致CPU性能严重消耗,某些对CPU性能要求较高的场景无法正常使用。通过对ZYNQ芯片处理系统(PS)端内部的组成架构进行研究,并结合其运行模式特点,提出了一种基于国产ZYNQ架构的裸机双核运行方式,在没有操作系统参与的条件下,可同时对PS端的双核进行资源调度并实现eMMC的读写等功能,并可在此基础上扩展到四核,极大提高了国产ZYNQ芯片在无操作系统参与的情况下对资源的利用率,并在实际项目中得到了实践验证。 When reading and writing embedded multimedia card(eMMC)on ZYNQ chip bare metal,the CPU will be heavily occupied,which results in severe CPU performance consumption,so it cannot be used normally in some scenarios with high requirements to CPU performance.By studying the internal composition architecture of the processing system(PS)end of the ZYNQ chip and combining its operating mode characteristics,a bare metal dual core operation mode based on domestic ZYNQ architecture is proposed.Without the participation of the operating system,the resources of the two cores of PS terminal can be simultaneously scheduled and the functions of eMMC reading and writing can be realized,which can be extended to four cores on this basis.It greatly improves the resource utilization rate of domestic ZYNQ chips without the involvement of operating systems,which has been verified in practical projects.
作者 李国富 尚世杰 李海涛 LI Guofu;SHANG Shijie;LI Haitao(The 20th Research Institute of CETC,Xi'an 710068,China;North University of China,Taiyuan 030051,China)
出处 《舰船电子对抗》 2024年第2期112-116,共5页 Shipboard Electronic Countermeasure
基金 国家自然科学基金项目,项目编号:12272355。
关键词 裸机开发 ZYNQ 双核 国产化 嵌入式多媒体存储卡 bare metal development ZYNQ dual core domestication embedded multimedia card(eMMC)
  • 相关文献

参考文献11

二级参考文献55

  • 1李伟,窦衡,周宇.基于FPGA的万兆以太网接口的设计与实现[J].光通信技术,2009,33(11):6-8. 被引量:4
  • 2胡启道,张福洪,戴绍港.基于MCU的FPGA在线配置[J].电子器件,2007,30(3):1049-1051. 被引量:14
  • 3Kumar R, Tullsen D M, Ranganathan P, et al. Single-ISA Heterogeneous Multi Core Architectures for Multithreaded Workload Performance[C]//Proc of the 31st International Symposium on Computer Architecture, 2004 : 64-75. 被引量:1
  • 4Sun Fei, Ravi S, Raghunathan A. Application Specific Het erogeneous Multiprocessor Synthesis Using Extensible Pro cessors[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2006, 25(9):1589-1602. 被引量:1
  • 5Sun Fei, Ravi S, Raghunathan A, et al. Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors[C]//Proc of the 18th International Conference on VLSI Design Held Jointly with 4th International Conference on Embedded Systems Design (VLSID' 05), 2005 : 551-556. 被引量:1
  • 6Prakash S,Parker A C. SOS: Synthesis of Application-Specific Heterogeneous Multiproeessor Systems[J]. Journal of Parallel and Distributed Computing, 1992,16(4):38-51. 被引量:1
  • 7Sarkar A, Chakrabarti P P, Kumar R. Frame Based Fair Multiprocessor Scheduler: A Fast Fair Algorithm for Real- Time Embedded Systems[C]//Proc of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID' 06), 2006:677-682. 被引量:1
  • 8Fisher N, Anderson J H, Baruah S. Task Partitioning upon Memory-Constrained Multiprocessors[C]//Proc of the llth IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'05), 2005 : 416-421. 被引量:1
  • 9Krste A. The Landscape of Parallel Computing Research: A View from Berkeley[R]. Technical Report No. UCB/EECS-2006 183, University of California,2006. 被引量:1
  • 10Wang D T. The CELL Microprocessor[EB/OL]. [2005-02-10]. http://www. realwordtech. com. 被引量:1

共引文献44

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部