期刊文献+

异构多处理器嵌入式计算平台的设计 被引量:1

Design of heterogeneous multi-processor embedded computing platform
下载PDF
导出
摘要 提出了采用异构多处理器体系结构构建嵌入式计算平台的思想,并基于该思想采用Cortex M3主处理器和MSP430协处理器构建了异构多处理器体系结构的433 MHz有源RFID读写机具。实际验证结果表明,采用异构多处理器构建的嵌入式计算平台实现了计算密集型应用与控制密集型应用的有效分离,大大提高了系统的灵活性和资源分配的合理性。基于该体系结构重构传统嵌入式计算平台时对应用系统透明,使其具有广泛的应用前景。 This paper promoted the idea of using heterogeneous multi-processor to build embedded computing platform and built the 433 MHz active RFID reader with Cortex M3 core processor and MSP430 coprocessor based on it. The practical verification result suggested that embedded computing platform based on heterogeneous multiprocessor separated the computing-density application and control-density application effectively, which greatly promoted the flexibility of the system and sensibility of resource allocation. Rebuilding the traditional embedded computing platform based on the heterogeneous architecture is transparent to business application system, which has wide application vision.
作者 董波 刘绍方
出处 《微型机与应用》 2012年第24期17-21,25,共6页 Microcomputer & Its Applications
关键词 异构多处理器 嵌入式计算平台 RFID读写机具 CORTEX M3 MSP430 heterogeneous multi-processor embedded computing platform RFID reader Cortex M3 MSP430
  • 相关文献

参考文献7

二级参考文献45

  • 1Kumar R, Tullsen D M, Ranganathan P, et al. Single-ISA Heterogeneous Multi Core Architectures for Multithreaded Workload Performance[C]//Proc of the 31st International Symposium on Computer Architecture, 2004 : 64-75. 被引量:1
  • 2Sun Fei, Ravi S, Raghunathan A. Application Specific Het erogeneous Multiprocessor Synthesis Using Extensible Pro cessors[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2006, 25(9):1589-1602. 被引量:1
  • 3Sun Fei, Ravi S, Raghunathan A, et al. Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors[C]//Proc of the 18th International Conference on VLSI Design Held Jointly with 4th International Conference on Embedded Systems Design (VLSID' 05), 2005 : 551-556. 被引量:1
  • 4Prakash S,Parker A C. SOS: Synthesis of Application-Specific Heterogeneous Multiproeessor Systems[J]. Journal of Parallel and Distributed Computing, 1992,16(4):38-51. 被引量:1
  • 5Sarkar A, Chakrabarti P P, Kumar R. Frame Based Fair Multiprocessor Scheduler: A Fast Fair Algorithm for Real- Time Embedded Systems[C]//Proc of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID' 06), 2006:677-682. 被引量:1
  • 6Fisher N, Anderson J H, Baruah S. Task Partitioning upon Memory-Constrained Multiprocessors[C]//Proc of the llth IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'05), 2005 : 416-421. 被引量:1
  • 7Krste A. The Landscape of Parallel Computing Research: A View from Berkeley[R]. Technical Report No. UCB/EECS-2006 183, University of California,2006. 被引量:1
  • 8Wang D T. The CELL Microprocessor[EB/OL]. [2005-02-10]. http://www. realwordtech. com. 被引量:1
  • 9Micheli G D, Benini L. Networks-on-Chips: A New SoC Paradigm [J]. Computer, 2002, 35(1):70-78. 被引量:1
  • 10Taylor M B, Lee W. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams[C]//Proc of the 31th Annual International Symposium on Computer Architecture, 2004:2-13. 被引量:1

共引文献28

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部