期刊文献+

PBGA封装芯片热环境适应性仿真分析 被引量:5

Simulation analysis of PBGA packaged chips’thermal environment adaptability
下载PDF
导出
摘要 针对多数塑料焊球阵列(PBGA)封装芯片仅依据美军MIL标准进行高低温交变测试致使预测服役寿命偏差较大的情况,将微控制芯片任务状态时间谱转化为环境温度载荷谱,在综合考虑热传导、热对流的情形下,利用icepak完成芯片热电耦合仿真分析,并借助于Transient Thermal及Transient Structural完成芯片结温的获取及焊点应力、应变的计算求解。同时,依据Arrhenius模型及修正Coffin-Manson热疲劳模型分别预测芯片本身及焊点的寿命,从而实现对其热环境适应能力的定量分析。仿真结果表明:芯片的预测寿命约为6.26年,寿命预测偏差约为13.4%,符合GJB 4239—2001中单个关键环境因素预测寿命偏差标准,能够较为精确地反映其热环境适应性。 In view of the fact that most Plastic Ball Grid Array(PBGA)packaged chips are only subjected to high and low temperature alternating tests in accordance with the US military MIL standard,resulting in a large deviation in predicted service life,this paper converts the microcomputer control chip mission time spectrum into ambient temperature parameters,and comprehensively considers the heat conduction and heat convection,so as to use icepak to complete the chip thermoelectric coupling simulation analysis,and use Transient Thermal and Transient Structural to complete the chip junction temperature acquisition and solder joint stress and strain calculation and solution.At the same time,the life of chip itself and the solder joint are predicted based on the Arrhenius model and the modified Coffin-Manson thermal fatigue model,so as to realize the quantitative analysis of its thermal environment adaptability.The simulation results show that the predicted life of the chip is about 6.26 years,and the life prediction deviation is about 13.4%,which complies with GJB 4239’s single key environmental factor predicted life deviation standard and accurately reflects its thermal environment adaptability.
作者 李永强 吕卫民 LI Yongqiang;LYU Weimin(Coast Guard College,Naval Aeronautical University,Yantai 264001,China)
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2021年第9期1892-1899,共8页 Journal of Beijing University of Aeronautics and Astronautics
基金 国家自然科学基金(51975580)。
关键词 塑料焊球阵列(PBGA)封装 芯片焊点 任务时间谱 热疲劳 环境适应性 Plastic Ball Grid Array(PBGA)package chip solder joints task time spectrum thermal fatigue environmental adaptability
  • 相关文献

参考文献12

二级参考文献51

  • 1刘衍平,高新霞.大功率电子器件散热系统的数值模拟[J].电子器件,2007,30(2):608-611. 被引量:23
  • 2张礼季,王莉,高霞,谢晓明.塑料封装球栅阵列器件焊点的可靠性[J].中国有色金属学报,2002,12(z1):227-231. 被引量:5
  • 3严钦云,周继承,杨丹,黄云.基于温冲应力环境的Au-Al键合可靠性[J].电子产品可靠性与环境试验,2006,24(1):38-41. 被引量:5
  • 4李明,黄庆安,宋竞,陈凡秀,唐洁影,余存江.COB封装中热-机械耦合效应的研究[J].传感技术学报,2006,19(05A):1606-1609. 被引量:6
  • 5JIMENEZ M, NOGUEIRA E, PEREZ Q, et al. Accelerated test of power MOSFET [ C ]//IEEE Proc of 5th ESREF'94 Conf. Glasgow, 1994 : 221-223. 被引量:1
  • 6TOSIC N, PESIC B, STOJADINOVIC N. High temperature testing of power VDMOS transistors [ J ]. Microelectronics Reliability, 1997,37 (10) : 1759-1762. 被引量:1
  • 7BARLETrA G, CURRO G. Junction leakage current degradation under high temperature reverse-bias stress induced by band-defect-band tunnelling in power VDMOS [ J ]. Microelectronics Reliability, 2005,45 (5-6) : 994-999. 被引量:1
  • 8DONOVAL D, VRBICKY A, MAREK J, et al. Evaluation of the ruggedness of power DMOS transistor from electro-thermal simulation of UIS behaviour[ J]. SSE ,2008,52(6) :892-898. 被引量:1
  • 9RISTIC G S, PEJOVIC M M. Fowler-nordheim high electric field stress of power VDMOSFETs [J]. SSE ,2005,49(7) : 1140-1152. 被引量:1
  • 10ALWAN M, BEYDOUN B, KETATA K, et al. Bias temperature instability from gate charge characteristics investigations in n- channel power MOSFET[J]. Microelectronics Journal, 2007,38 (6-7) :727-734. 被引量:1

共引文献33

同被引文献40

引证文献5

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部