期刊文献+

基于FPGA和ARM的高精度GNSS授时系统 被引量:2

High-precision GNSS timing system based on FPGA and ARM
下载PDF
导出
摘要 为提高卫星授时的精度,设计了基于FPGA和ARM的GNSS授时系统。在ARM处理器中,进行钟差数据以及秒抖动的处理;在FPGA端实现高精度时间间隔的测量,并采用NCO控制实现时间同步,达到高精度授时。实验结果表明,GNSS授时系统精度可以达到±15 ns,并且实现了与系统标准时间的同步,同步精度在9 ns左右。总体来说,设计实现的GNSS授时系统具有授时精度高、抗干扰性强的特点,满足高精度工程应用的要求。 In order to improve the accuracy of satellite timing,a GNSS timing system based on FPGA and ARM is designed.In the ARM processor,clock difference data and second jitter processing are performed;high-precision time interval measurement is implemented on the FPGA side,and NCO control is used to achieve time synchronization to achieve high-precision timing.The experimental results show that the accuracy of the GNSS timing system can reach±15 ns,and the synchronization with the system standard time is achieved,and the synchronization accuracy is about 9ns.In general,the GNSS timing system designed and implemented has the characteristics of high timing accuracy and strong anti-interference,which meets the requirements of high-precision engineering applications.
作者 李响 蔡成林 张首刚 汪发 胡佳 LI Xiang;CAI Chenglin;ZHANG Shougang;WANG Fa;HU Jia(School of Information and Communication,Guilin University of Electronic Technology,Guilin 541004,China;College of Information Engineering,Xiangtan University,Xiangtan 411100,China)
出处 《桂林电子科技大学学报》 2021年第1期13-17,共5页 Journal of Guilin University of Electronic Technology
基金 国家自然科学基金(61771150) 广西科技计划(桂科AB17129028) 桂林电子科技大学研究生教育创新计划(2019YCXS033,2017YJCX38)。
关键词 GNSS授时 FPGA ARM处理器 时间同步 GNSS timing FPGA ARM processor time synchronization
  • 相关文献

参考文献6

二级参考文献49

  • 1张雪萍,李智奇,孙素霞,付银娟,周渭.哈达玛方差在铷原子频标长稳测量中的应用[J].现代电子技术,2005,28(10):100-101. 被引量:5
  • 2马煦,瞿稳科,韩玉宏,王贤良.卫星导航系统授时精度分析与评估[J].电讯技术,2007,47(2):112-115. 被引量:15
  • 3康钦马,姜海宁,周渭.一种高精度频标比对方法[J].仪器仪表学报,2007,28(4):752-754. 被引量:9
  • 4VAINIO O, OVASKA S J. Noise reduction in zero crossing detection by predictive digital filtering [J]. IEEE Transactions on Industrial Electronics, 1995, 42 (1).. 58-62. 被引量:1
  • 5SE-KYO C. A phase tracking system for three phase utility interface inverters [J]. IEEE Transactions on Power Electronics, 2000, 15(3) : 431 - 438. 被引量:1
  • 6RODRIGUEZ P, POU J, BERGAS J, et al. Deeoupled double synchronous reference frame PLL for power con- verters control [J]. IEEE Transactions on Power Elec- tronics, 2007, 22(2).. 584- 592. 被引量:1
  • 7R()DRIGUEZ P, TEODORESCU R, CANDELA I, et aI. New positive-sequence vohage detector {or grid syn chronization of power converters under faulty grid condi- tions[C]// Proceedings of 37th IEEE Power Electronics Specialists Conference. New York: IEEE, 2006.. 1 - 7. 被引量:1
  • 8PEN(; X, CORZINE K A, VENAYAGAMOORTHY G K. Multiple reference frame-based control of three-phase PWM boost rectifiers under unbalanced and distorted in- put conditions[J]. IEEE Transactions on Power Electron- ics, 2008, 23(4): 2006-2017. 被引量:1
  • 9RODRI X, GUEZ P, LUNA A, et al. Multiresonant frequency-locked loop for grid synchronization of powerconverters under distorted grid conditions [J]. IEEE Transactions on Industrial Electronics, 2011, 58 ( 1 ) : 127 - 138. 被引量:1
  • 10XIAOQIANG G, WEIYANG W, ZHE C. Multiple- complex coefficient-filter-based phase-locked loop and synchronization technique for three-phase grid-inter- faced converters in distributed utility networks [J]. IEEE Transactions on Industrial Electronics, 2011, 58 (4) : 1194 - 1204. 被引量:1

共引文献49

同被引文献19

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部