期刊文献+

基于V93k的多时钟域集成电路测试技术研究 被引量:3

Research on Multi-clock Domain Integrated Circuit Test Technology Based on V93k
下载PDF
导出
摘要 随着复杂集成电路的飞速发展,SoC产品成为了整机系统的重要解决方案。由于此类产品的复杂结构、多时钟域特性,对测试方法和测试技术也提出了更高的要求。尽管测试仪器设备及测试手段在近年来也在快速发展,但是仍然不能完全满足此类产品发展的需求。如何快速、有效地完成此类产品的测试一直是测试从业人员特别关注的问题。针对此类多时钟域产品,共时测试方案是一种高效的解决方案,但是其实现过程较为复杂,其向量转换、测试程序开发等方面都需要借助特别的手段来实现。主要针对多时钟域产品共时测试开发的解决方案、向量转换等问题进行了研究,并给出了基于V93k ATE进行单时钟和多时钟测试等多种解决途径。 With the rapid development of complex integrared circuits, SoC products have become an important solution for the whole system. Due to the complex structure and multi-clock domain characteristics of such products, higher requirements are placed on test methods and test techniques. Although testing equipment and testing methods have been developing rapidly in recent years, they still can not fully meet the needs of the development of such products. How to quickly and effectively complete the testing of such products has been a particular concern for testing practitioners. For such multi-clock domain products, concurrent test solution is an efficient solution, but its implementation process is more complicated, and its vector conversion, test program development and other aspects need to be implemented by special means. The solution of concurrent test development and vector conversion of multi-clock domain products are mainly studied, and a variety of solutions of carrying out single clock and multi-clock test based on V93 k ATE are given.
作者 周圣泽 陈勇帆 唐锐 罗宏伟 ZHOU Shengze;CHEN Yongfan;TANG Rui;LUO Hongwei(CEPREl, Guangzhou 510610, China)
出处 《电子产品可靠性与环境试验》 2019年第5期59-62,共4页 Electronic Product Reliability and Environmental Testing
关键词 集成电路 多时钟域 共时测试 integrated circuit multi-clock domain concurrent test
  • 相关文献

参考文献4

二级参考文献13

  • 1Jan M.Rabaey,Anantha Chandrakasan,Borivoje Nikolic.数字集成电路-设计透视[M].第2版.北京:清华大学出版社,2004. 被引量:1
  • 2Alfred L Crouch. Design-for-Test for Digital IC' s and Embedded Core Systems [ M ] . Upper Saddle River, New Jersey: Prentice Hall Inc., 1999. 被引量:1
  • 3Test Compiler Reference Manual ( V3.5 ) [ M ] . Mountain View, CA: Synopsys Inc, 1996. 被引量:1
  • 4Subhrajit Bhattacharya, Sujit Dey. H-SCAN: A high level alternative to full-scan testing with reduced ares and test application overheads [A]. In: Proceedings of the 14th IEEE VLSI Test Symposium, Princeton, 1996. 74--80. 被引量:1
  • 5C Lin, T-C Lee, M Marek-Sadowska, et al. Cost-free scan: A low overhead scan path design methodology [ A] . In:Proceedings of International Conference on Computer-Aided Design, San Jose, 1995. 528- 533. 被引量:1
  • 6B Vinnakota, N K Jha. Synthesis for parallel scan [A]. In:Proceedings of the European Conference on Design Automation,Brussels, Belgium, 1992. 289--293. 被引量:1
  • 7S Narayanan, M A Breuer. Reconfigurable scan chain: A novel approach to reduce test application time [A]. In: Proceedings of International CAmference on Computer-Aided Design, Santa Clara, California, 1993. 710--715. 被引量:1
  • 8Josef Schmid, Joachim Kniblein. Advanced synchronous scan test methodology for multi clock domain ASICs [ A] . In:Proceedings of the 17th IEEE VLSI Test Symposium, San Diego, 1999. 105--113. 被引量:1
  • 9Test Compiler User Guide (V3.5) [ M ]. Mountain View, CA:Synopsys Inc, 1996. 被引量:1
  • 10Advantest. V9 3000 SOC Basic User Training[M]. Verigy. 2011. 被引量:1

共引文献13

同被引文献19

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部