6Blaauw D,Chopra K,Srivastava A. Statistical timing analysis:from basic principles to state of the art[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2008,(04):589-607. 被引量：1
7Yang J,Capodieci L,Sylvester D. Advanced timing analysis based on post-OPC extraction of critical dimensions[A].2005.359-364. 被引量：1
8Borkar S,Karnik T,Narendra S. Parameter variations and impact on circuits and microarchitecture[A].2003.338-342. 被引量：1
9Tirumurti C,Kundu S,Sur-Kolay S. A modeling approach for addressing power supply switching noise related failures of integrated circuits[A].2004.1078-1083. 被引量：1
10Li HW,Li XW. Selection of crosstalk-induced faults in enhanced delay test[J].Journal of Electronic Testing:Theory and Applications,2005,(02):181-195. 被引量：1
