期刊文献+

高效低复杂度的QC-LDPC码全并行分层结构译码器 被引量:4

Efficient low-complexity full-parallel-layered decoder for QC-LDPC codes
下载PDF
导出
摘要 针对传统的部分并行结构低密度奇偶校验码(low-density parity-check codes,LDPC)译码器在保证较高吞吐量的同时,存在消耗硬件资源较大、迭代译码收敛速度较慢等问题,提出一种高效低复杂度的准循环低密度奇偶校验(quasi-cyclic low-density parity-check,QC-LDPC)码全并行分层结构译码器。这种改进的译码器结构可有效降低存储资源消耗,并克服并行处理所导致的访问冲突等问题。设计中,后验概率信息和信道初始化信息共用一个存储模块,降低了一半存储空间的占用。各个分层之间采用相对偏移的方式,实现了分层的全并行更新,提高了译码吞吐量。分层最小和译码算法(layered min-sum decoding algorithm,LMSDA)加速了译码迭代的收敛,进一步提高了吞吐量。经ISE 14.2软件仿真及Virtex7系列开发板验证的结果表明,当译码器工作频率为302.7 MHz、迭代次数为10的情况下,吞吐量可达473.2 Mbit/s,存储资源消耗仅为传统部分并行结构译码器的1/4。 Aiming at the problem of too much hardware costs and slow convergence rates in traditional partial-parallel low-density parity-check (LDPC) decoders with high throughput, a full-parallel-layered decoder for quasi-cyclic low-density parity-check (QC-LDPC) codes with high efficiency and low complexity is proposed. The improved architecture of decoder can effectively reduce the memory resource consumption and overcome the problem of access conflict caused by the parallel processing. In this design, the posterior probability information and the channel initialization information share the same storage module, which reduce half of the storage space. The relative offset among the various layers is used for the full-par-allel-layered updating, which promotes the throughput. Moreover, the layered min-sum decoding algorithm (LMSDA) ac-celerates the convergence of decoding iterations and further improves the throughput. By simulations on ISE 14.2 and valida-tions on Virtex 7 series board, it has been shown that the proposed decoder can achieve a throughput up to 473.2 Mbit/s when working on 302.7 MHz with 10 iterations. Moreover, the consumable memory resource accounts for only 1/4 of thetraditional decoder.
作者 吴淼 邱丽鹏 周林 贺玉成 WU Miao1,QIU Lipeng1,ZHOU Lin1,2,HE Yucheng1,2(1.Xiamen Key Laboratory of Mobile Multimedia Communications,National Huaqiao University,Xiamen 361021,P.R.China;2.State Key Laboratory of Integrated Services Networks,Xidian University,Xi’an 710071,P.R.Chin)
出处 《重庆邮电大学学报(自然科学版)》 CSCD 北大核心 2018年第3期354-361,共8页 Journal of Chongqing University of Posts and Telecommunications(Natural Science Edition)
基金 国家自然科学基金(61302095 61401165) 华侨大学研究生科研创新能力培育计划项目~~
关键词 准循环低密度奇偶校验码 并行分层 最小和算法 现场可编程门阵列(FPGA) quasi cyclic-low density parity check (QC-LDPC) codes parallel layered min-sum algorithm field program-mable gate array(FPGA)
  • 相关文献

参考文献5

二级参考文献42

  • 1Kou Y, Lin S, Fossorier, et al.. Low-density parity-check codes based on finite geometries: a rediscovery and new results [J]. IEEE Transactions on Information Theory, 2001, 47(7): 2711-2736. 被引量:1
  • 2Wang Zhong-feng and Cui Zhi-qiang. Low-complexity high-speed decoder design for quasi-cyclic LDPC codes [J].IEEE Transactions on Very Large Scale Integration System, 2007, 15(1): 104-114. 被引量:1
  • 3Kim Min-hyuk, Park Tae-Doo, Kim Chul-Seong, et al.. An FPGA design of low power LDPC decoder for high-speed wireless LAN [C]. Communication Technology(ICCT), Nanjing: IEEE, 2010: 1460-1463. 被引量:1
  • 4Zhang Luo-ming, Gui Lin, Xu You-yun, et al.. Configurable multi-rate decoder architecture for QC-LDPC codes based broadband broadcasting system [J]. IEEE Transactions on Broadcasting, 2008, 54(2): 226-235. 被引量:1
  • 5Chen Xiao-heng, Kang Jing-yu, Lin Shu, et al.. Memory system optimization for FPGA based implementation of quasi-cyclic LDPC codes decoders [J]. IEEE Transactions on Circuits and System, 2011, 58(1): 98-111. 被引量:1
  • 6Wang Wen-jun, Wu Xiao-guang, Zhu Xiao-xuan, et al.. A 223 Mbps FPGA implementation of (10240, 5120) irregular structured low density parity check decoder[C]. Vehicular Technology Conference, Calgary: IEEE, 2008: 767-771. 被引量:1
  • 7Dai Yong-mei, Yan Zhi-yuan, and Chen Ning. Optimal overlapped message passing decoding of quasi-cyclic LDPC Codes [J]. IEEE Transactions on Very Large Scale Integration System, 2008, 16(5): 565-578. 被引量:1
  • 8Richardson T J and Urbanke R L. Efficient encoding of low-density parity-check codes [J]. IEEE Transactions on Information Theory, 2001, 47(2): 638-656. 被引量:1
  • 9Li Zong-wang, Chert Lei, Lin Shu, et al.. Efficient encoding of quasi-cyclic low-density parity-check codes[J]. IEEE Transactions on Communications, 2006, 54(1): 71-81. 被引量:1
  • 10Perez J M and Fernandez V. Low-cost encoding of IEEE 802.11n [J]. Electronics Letters, 2008, 44(4): 1411-1412. 被引量:1

共引文献18

同被引文献12

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部