期刊文献+

LDPC编码慢跳频系统中的一种信道状态估计算法

A channel state estimation algorithm for LDPC coding SFH system
下载PDF
导出
摘要 采用信道编码技术能提高跳频系统的抗干扰能力,而精确的信道状态信息有利于提高系统误码率性能。基于和积译码过程,提出一种新的迭代信道估计译码算法,把译码后验信息反馈给信道节点并重新计算信道状态概率,生成新的对数似然比作为下一次迭代的先验消息,而且信道估计与编码信息在迭代中交替更新。仿真结果表明在部分频带干扰的LDPC编码慢跳频系统中,该算法性能优于传统的门限检测法,而且每个跳频时隙只需要较少符号就能够接近有精确信道状态信息的情况。 Channel coding techniques can improve the anti-jamming capabilities of frequency-hopping systems,and the ac-curate channel state information is helpful for the error-bits rate of system. Based on the sum-product decoding process,a novel iterative decoding algorithm with channel estimation is proposed,in which the posteriori information of decoding result is fed back to the channel nodes,and then the probability of channel state is calculated again to generate the new log-likelihood ratios as the prior message of the next iteration. The channel estimation and coding information are updated by turns in those iterations. The simulation results show that,in the low density parity check (LDPC) coding slow frequency-hopping system with partial-band noise jamming,the proposed algorithm outperforms the traditional threshold-test algorithms,and only a few symbols in each frequency-hopping time slot are required to obtain the system performance similar to the case with perfect channel state in-formation.
出处 《现代电子技术》 2014年第19期18-20,24,共4页 Modern Electronics Technique
关键词 跳频 LDPC码 部分频带干扰 和积译码 迭代信道估计 frequency-hopping low density parity check coding partial-band noise jamming sum-product decoding channel estimation with iteration
  • 相关文献

参考文献2

二级参考文献11

  • 1Kou Y, Lin S, Fossorier, et al.. Low-density parity-check codes based on finite geometries: a rediscovery and new results [J]. IEEE Transactions on Information Theory, 2001, 47(7): 2711-2736. 被引量:1
  • 2Wang Zhong-feng and Cui Zhi-qiang. Low-complexity high-speed decoder design for quasi-cyclic LDPC codes [J].IEEE Transactions on Very Large Scale Integration System, 2007, 15(1): 104-114. 被引量:1
  • 3Kim Min-hyuk, Park Tae-Doo, Kim Chul-Seong, et al.. An FPGA design of low power LDPC decoder for high-speed wireless LAN [C]. Communication Technology(ICCT), Nanjing: IEEE, 2010: 1460-1463. 被引量:1
  • 4Zhang Luo-ming, Gui Lin, Xu You-yun, et al.. Configurable multi-rate decoder architecture for QC-LDPC codes based broadband broadcasting system [J]. IEEE Transactions on Broadcasting, 2008, 54(2): 226-235. 被引量:1
  • 5Chen Xiao-heng, Kang Jing-yu, Lin Shu, et al.. Memory system optimization for FPGA based implementation of quasi-cyclic LDPC codes decoders [J]. IEEE Transactions on Circuits and System, 2011, 58(1): 98-111. 被引量:1
  • 6Wang Wen-jun, Wu Xiao-guang, Zhu Xiao-xuan, et al.. A 223 Mbps FPGA implementation of (10240, 5120) irregular structured low density parity check decoder[C]. Vehicular Technology Conference, Calgary: IEEE, 2008: 767-771. 被引量:1
  • 7Dai Yong-mei, Yan Zhi-yuan, and Chen Ning. Optimal overlapped message passing decoding of quasi-cyclic LDPC Codes [J]. IEEE Transactions on Very Large Scale Integration System, 2008, 16(5): 565-578. 被引量:1
  • 8Richardson T J and Urbanke R L. Efficient encoding of low-density parity-check codes [J]. IEEE Transactions on Information Theory, 2001, 47(2): 638-656. 被引量:1
  • 9Li Zong-wang, Chert Lei, Lin Shu, et al.. Efficient encoding of quasi-cyclic low-density parity-check codes[J]. IEEE Transactions on Communications, 2006, 54(1): 71-81. 被引量:1
  • 10Perez J M and Fernandez V. Low-cost encoding of IEEE 802.11n [J]. Electronics Letters, 2008, 44(4): 1411-1412. 被引量:1

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部