期刊文献+

用于反熔丝FPGA的多标准IO接口电路 被引量:4

A Multi-Standard IO Interface Circuit Applied in Anti-Fuse FPGA
下载PDF
导出
摘要 针对高可靠性领域和复杂环境对大规模反熔丝FPGA器件的迫切需求,设计了一种新的用于反熔丝FPGA的可动态配置IO接口电路。该IO接口电路具有宽的输入输出电压范围,能实现多驱动调节,支持一系列不同电平模式。通过对反熔丝单元进行编程配置,该IO接口电路可兼容多种IO标准,内核电压为2.5V,端口电压可在3.3V与5V之间转换。仿真与测试结果表明,该IO接口电路满足设计要求,接口速度优于国外同类产品。 A new dynamically reconfigurable IO circuit for anti-fuse FPGA was designed to meet the requirements of large-scale anti-fuse FPGA devices in high reliability and complex environment.The IO circuit featured a wide range of input and output voltages.It achieved multi-drive adjustment,and could support a series of different voltage modes.The proposed circuit could be compatible with multiple IO standards,having achieved a core voltage of 2.5 Vand a port voltage of 3.3 V/5 V which was converted through the programmable configuration of anti-fuse unit.The simulation and tested results showed that the design of the IO circuit was effective and its interface speed was superior to the foreign similar products.
作者 王雪萍 张国华 曹靓 WANG Xueping;ZHANG Guohua;CAO Liang(School of Internet of Things Engineering, Jiangnan University, Wuxi, Jiangsu 214122, P. R. China;No. 58 Research Institute, China Electronics Technology Groap Corporation, Wuxi , Jiangsu 214035, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第3期381-385,共5页 Microelectronics
关键词 多标准 IO接口 反熔丝 现场可编程门阵列 multi-standard IO interface anti-fuse FPGA
  • 相关文献

参考文献5

二级参考文献48

  • 1JESSE H, JENKINS IV, DANVILLE. Method for Selecting Slew Rate for a Programmable Device : US, 6184708 [P]. 2001. 被引量:1
  • 2Xilinx FPGA Datasheet [ EB/OL ]. http://www, xilinx. com. 被引量:1
  • 3ABHIJIT ATHAVALE, Carl Christensen. High Speed Serial I/O Made Simple-A Designers' Guide, with FPGA Applications [ M ], US : Xilinx Inc, 2005. 被引量:1
  • 4ERICH F, GOETFING, SCOTT O, et al. FPGA With a Plurality of I/O Voltage Levels : US,6049227 [ P]. 2000. 被引量:1
  • 5SCOTT S NANCE, MOHAMMAD R TAMJIDI, et al. Low Voltage Interface Circuit with a High Voltage Tolerance : US,5933025 [ P]. 1999. 被引量:1
  • 6SURESH MANOHAR MENON, et al. Programmable Input/Output Circuit for Use in TTL, GTL, GTLP, LV-PECL and LVDS Circuits : US,6218858 [ P]. 2001. 被引量:1
  • 7STEPHEN M, TRIMBERGER. FPGA Input Output Buffer with Registered Tristate Enable. :US ,6460131 [ P ]. 2002. 被引量:1
  • 8ScoTr S, NANCE. Programmable Input/Output Circuit with Pull-Up Bias Control: US,6028450[ P]. 2000. 被引量:1
  • 9CHARLES R ERICKSON, PETER H ALFKE. Input Signal Interface with Independently Controllable Pull-Up and Pull-Down Circuity : US, 5969543 [ P ]. 1999. 被引量:1
  • 10CLIVE" MAX" MAXFIELD. The Design Warrior Guide to FPGAs-Devices, Tools and Flows [ M ]. Holland : Elsevier, 2004. 被引量:1

共引文献22

同被引文献29

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部