期刊文献+

反熔丝型FPGA编程方法的研究 被引量:4

Methods for Programming Antifuse-Based FPGA
下载PDF
导出
摘要 在传统的基于反熔丝可编程逻辑阵列结构的基础上,提出一种新颖的寻址编程方法。该方法通过增加额外的编程支路,减小反熔丝单元被编程后的电阻;编程前,对所有布线通道进行预充电,防止反熔丝单元被误编程。仿真和测试结果表明,与传统的编程方式相比,该方法提高了编程的可靠性。 A novel method for addressing and programming was presented based on conventional antifuse-based programmable logic array structure.In this method,resistance of programmed antifuse was reduced by additional programming branches.Before programming,a "pre-charge cycle" to all routing channels was performed to avoid misuse of antifuse programming.Both simulation and test results showed that the proposed method improved the reliability of programming,compared with conventional methods.
出处 《微电子学》 CAS CSCD 北大核心 2011年第6期856-859,864,共5页 Microelectronics
基金 江苏省自然科学基金项目(BK2007026) 江苏省"333高层次人才培养工程"专项(2007124)
关键词 反熔丝 FPGA 阵列结构 Antifuse FPGA Array structure
  • 相关文献

参考文献8

  • 1刘攀,周强,朱珂,钱旭,张峥.基于VPR的层次式FPGA结构描述方法研究[J].微电子学,2009,39(1):105-110. 被引量:4
  • 2GERZBERG L. A novel ion-implanted amorphous silicon programmable element [P]. USA: Patent 4. 590. 589, 1996. 被引量:1
  • 3HAMDY E, MCCOLLUM J, CHEN S, et al. Dielectric based antifuses for logic and memory ICs [C] // Elec Dev Meet. San Francisco, CA, USA. 1988: 786- 789. 被引量:1
  • 4WHITTEN R, BECHTEL R, THOMAS M, et al. Electrically programmable interconnect element for integrated circuits [P]. USA. European Patent Application No. 90309731.9, 1990. 被引量:1
  • 5GRAHAM H, SELTZ D. Electronically programmable gate array having programmable interconnect lines [P]. USA: Patent 4. 786. 904, 1988. 被引量:1
  • 6EI GAMAL A, GREENE J, REYNERI J, et al. Anarchitecture for electrically configurable gate arrays [J].IEEE J Sol Sta Circ, 1989, 24(2) : 394-398. 被引量:1
  • 7AHRENS M, H GAMM. A, GALBRAITH D, et al. An FPGA family optimized for high densities and reduced routing delay [C] // Proe IEEE Cust Integr Circ Conf. Boston, MA, USA. 1990: 31.5/1-31.5/4. 被引量:1
  • 8全零三,全恺,钱博森.多值可编程逻辑阵列的优化设计技术[J].微电子学,2000,30(6):406-409. 被引量:2

二级参考文献11

  • 1代永平,孙钟林,陆铁军,王隆望.EDA在新型硅基平板显示设计中的应用[J].微电子学,2002,32(5):351-354. 被引量:3
  • 2杨焱,侯朝焕.一种面向系统芯片的FPGA协同验证方法[J].微电子学,2004,34(4):469-472. 被引量:3
  • 3BETZ V, ROSE J. VPR: a new packing, placement and routing tool for FPGA research [C] // Int Workshop Field-Programmable Logic and Applications. London, UK. 1997: 213-222. 被引量:1
  • 4BETZ V. VPR User's Manual, Version 4. 22 [EB/ OL]. http://www. eecg. toronto. edu/-vaughn/vpr/ vpr. html. Nov. 1998. 被引量:1
  • 5BETZ V, ROSE J. Automatic generation of FPGA routing architectures from high-level descriptions [C] // ACM/ SIGDA Int Symp FPGAs. New York, USA. 2000: 175-184. 被引量:1
  • 6BETZ V, ROSE J, MARQUARDT A. Architecture and CAD for deep-submicron FPGAs [M]. Boston/ Dordrecht/London: Kluwer Academic Publishers, 1999 : 65-103. 被引量:1
  • 7LAI Y-T, WANG P-T. Hierarchical interconnection structures for field programmable gate arrays [J]. IEEE Trans Very Large Scale Integr Syst, 1997, 5 (2) : 186-196. 被引量:1
  • 8[1]Hanyu T,Higuchi T.High density quaternary logic array chip for knowledge information processing systems [J].IEEE J Sol Sta Circ,1989;24(8):916~921. 被引量:1
  • 9[2]Kameyama M,Kawahito S,Higuchi T.A multiplier chip with multiple-valued bidirectional current-mode logic circuits [J].IEEE Trans Computer,1988;21(4):43~56. 被引量:1
  • 10[3]Sasao T.On the optimal design of multiple-valued PLA's [J].IEEE Trans Computer,1989;38(4):71~80. 被引量:1

共引文献4

同被引文献29

  • 1袁国火,徐曦,董秀成.MTM反熔丝FPGA总剂量及加固技术[J].核电子学与探测技术,2007,27(1):147-149. 被引量:5
  • 2吉国凡,赵智昊,杨嵩.基于ATE的FPGA测试方法[J].电子测试,2007(12):43-46. 被引量:13
  • 3HUANG W K,MEYER F J,CHEN X,et al.Testing configurable LUT-based FPGA’s[J].IEEE Trans VLSI Syst,1998,6(2):276-283. 被引量:1
  • 4INOUE T,MIYAZAKI S,FUJIWARA H,et al.Universal fault diagnosis for lookup table FPGA[J].IEEE Design Test Computer,1998,15(1):39-44. 被引量:1
  • 5STROUD C,KONALA S,CHEN P,et al.Built-in self-test of logic blocks in FPGAs[C]∥Proceedings of VLSI Test Symposium.Princeton,NJ,USA,1996:387-392. 被引量:1
  • 6STROUD C,LEE E,KONALA S,et al.Using ILA testing for BIST in FPGAs[C]∥Proceedings of Test Conference.Washington,DC,USA,1996:68-75. 被引量:1
  • 7Actel Corporation.ACT 1 series FPGAs[EB/OL].(1996-05-02)[2015-02-09].http:∥www.actel.com/documents/ACT1_DS.pdf. 被引量:1
  • 8Actel Corporation.Testing and burn-in of actel FPGAs[EB/OL].(2003-04-21)[2015-02-09].http:∥www.actel.com. 被引量:1
  • 9Aetel Corporation. ACT 1 series FPGAs [EB/OL] [-2016-04-201. (1996). http., ffwww, actel, com/doc- uments/ACTl_DS. pdf. 被引量:1
  • 10Actel Corporation. Testing and Burn-in of Actel FP- GAs[EB/OL]. [2016-04-201(2003-4). http://www. actel, com. 被引量:1

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部