期刊文献+

一款高精度低功耗电压基准的设计与实现 被引量:10

Design and Implementation of a Voltage Reference with High Precision and Low Power Consumption
下载PDF
导出
摘要 设计了一款高输出电压情况下的高精度低功耗电压基准电路。电路采用了比例采样负反馈结构达到较高和可控的输出电压,并利用曲率补偿电路极大地减小了输出电压的温度系数。针对较宽输入电压范围内的超低线性调整率规格,给出了多级带隙级联的电路结构。针对功耗和超低负载调整率的问题,电路采用了基于运算放大器的限流模式和内置大尺寸横向扩散金属氧化物半导体(LDMOS)晶体管的设计。该电路在CSMC 0.25μm高压BCD工艺条件下进行设计、仿真和流片,测试结果表明,该电压基准输出电压为3.3 V,温度系数为19.4×10^(-6)/℃,线性调整率为5.6μV/V,负载调整率为23.3μV/V,工作电流为45μA。 A high precision and low power consumption voltage reference circuit which could output a high voltage was designed. The proportional sampling negative feedback structure was used for achieving high and controllable output voltage. The temperature coefficient of the output voltage was reduced greatly by using the curvature compensation circuit. The multistage bandgap cascaded circuit structure was given for ultralow linear regulation over a wide input voltage range. Aiming at the problems of power consumption and ultralow load regulation,the circuit adopted the current limiting mode based on the operational amplifier and the design of the built-in large size latterally diffused metal oxide semiconductor( LDMOS) transistor. The circuit was designed,simulated and fabricated in CSMC 0. 25 μm high voltage BCD process conditions. The test results show that the output voltage of the voltage reference is3. 3 V,the temperature coefficient is 19. 4×10^(-6)/℃,the linear regulation is 5. 6 μV/V,the load regulation is 23. 3 μV/V,and the operating current is 45 μA.
出处 《半导体技术》 CSCD 北大核心 2017年第11期820-826,875,共8页 Semiconductor Technology
基金 江苏省教育厅资助项目(PPZY2015B190) 江苏省教育厅"青蓝工程"科技创新团队资助项目
关键词 高精度 低功耗 电压基准 温度系数 线性调整率 负载调整率 high precision low power consumption voltage reference temperature coefficient linear regulation load regulation
  • 相关文献

参考文献4

二级参考文献41

  • 1殷和国,杨银堂,崔占东.芯片级电磁兼容性的设计方法及其应用[J].半导体技术,2004,29(9):52-56. 被引量:4
  • 2杨鹏,吴志明,吕坚,蒋亚东.一种二阶补偿的低压CMOS带隙基准电压源[J].微电子学,2007,37(6):891-894. 被引量:9
  • 3THAM Khong-Meng, NAGARAJ Krishnaswamy. A low supply voltage high psrr voltage reference in CMOS process [J]. IEEE Journal of Solid-State Circuits, 1995, 30(5) : 586-590. 被引量:1
  • 4MALCOVATI Piero, MALOBERTI Franco, FIOCCHI Carlo, et al. Curvature-compensated BiCMOS band gap withl-V sup- ply voltage[J], IEEE Journal of Solid-State Circuits, 2001, 36 (7): 1076-1081. 被引量:1
  • 5LEUNG K N, MOK P K. T. A CMOS voltage reference based on weighted VGS for CMOS low-dropout linear regulators [J]. IEEE Journal of Solid-State Circuite, 2003, 38( 1 ) : 146-150. 被引量:1
  • 6GUNAWAN M, MEIJER G, FONDERIE J, et al. A curvature corrected low voltage bandgap reference [J]. 1EEE Journal of Solid-State Circuits, 1993, 28(3): 667-670. 被引量:1
  • 7LEE I, KIM G, KIM W. Exponential curvature compensated BiCMOS bandgap references [J]. IEEE Journal of Solid-State Circuits, 1994, 29(5): 1396-1403. 被引量:1
  • 8AMARAVATI A, DAVE M, BAGHINI M S, et al. 800 nA process-and-vohage-invariant 106-dB PSRR PTAT current refer- ence [J]. IEEE Transactions on circuits and systems II: Ex- press Briefs, 2013, 60(9): 577-581. 被引量:1
  • 9BONI Andrea. OP-amps and startup ciucuits for CMOS band- gap references with near I-V supply [J]. IEEE Journal of Solid- State Circuits, 2002, 37(I0) : 1021-1025. 被引量:1
  • 10SEOK Mingoo, KIM Gyouho, BLAAUW D, et al. A portable 2- transistor picowatt temperature-compensated voltage reference operating at 0.5 V [J]. IEEE Journal of Solid-State Circuits, 2012 ,47(10) : 2534-2545. 被引量:1

共引文献28

同被引文献46

引证文献10

二级引证文献33

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部