期刊文献+

TSV封装通孔形态参数对焊点热疲劳寿命的影响 被引量:2

Effects of Through-Hole Shape Parameters of TSV Packaging on the Thermal Fatigue Life of Solder Joints
下载PDF
导出
摘要 使用ANSYS有限元软件建立简化的基于硅通孔技术互连的二维结构模型,用粘塑性本构Anand方程来描述Sn Pb钎料焊点的力学行为,针对模型中的焊球进行热力耦合计算,研究热循环过程中的热失效问题。根据模拟的温度场、应力应变场找到危险焊点位置,利用修正Coffin-Manson经验方程估算危险焊点的热疲劳寿命,并且讨论了模型中通孔直径、深度和间距等参数对焊点热疲劳寿命的影响。结果表明,在只改变单一参数的情况下,焊点疲劳失效周期通孔各参量值的增加均呈现出下降的趋势,其中通孔直径和通孔间距的大小对焊点的使用寿命影响较大。 The finite element software( FEA) ANSYS was used to establish a simplified two-dimensional model of the structure based on interconnection of through silicon via( TSV). The machanical behavior of Sn Pb solder was described by Anand viscoplastic constitutive equations,and the thermodynamic coupling calculation was calculated based on the solders of the model,and the thermal failure was studied in the process of the thermal cycle. According to the simulation of the temperature,stress and strain fields,the positions of dangerous solder joints were found. The thermal fatigue life of the dangerous solder joints was estimated by using the modified Coffin-Manson experience equation. The effects of the parameters( such as the hole diameter,depth and the spacing) on thermal fatigue life of solder joints were discussed. The results show that in the case of changing single parameter value,the fatigue life of solder joints shows a downward trend with the increase of the parameters,the values of through hole diameter and spacing have great influences on service life of solder joints.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第9期684-691,共8页 Semiconductor Technology
基金 国家自然科学基金资助项目(10802015) 辽宁省高等学校杰出青年学者成长计划资助项目(LJQ2011046) 辽宁省百千万人才工程项目基金资助项目(2010921091)
关键词 硅通孔(TSV) 通孔参数 热疲劳寿命 焊点 热失效 through silicon via(TSV) parameter of through hole thermal fatigue life solder joint thermal failure
  • 相关文献

参考文献10

  • 1刘汉诚.三维电子封装的硅通孔技术[M].北京:化学工业出版社,2014. 被引量:1
  • 2王宏明.应用于三维叠层封装的硅通孔(TSV)建模及传热和加载分析[D].西安:西安电子科技大学,2012. 被引量:3
  • 3袁琰红..硅通孔三维封装的热力学分析[D].上海交通大学,2013:
  • 4侯珏..硅通孔互连技术的可靠性研究[D].复旦大学,2011:
  • 5秦飞,王珺,万里兮,于大全,曹立强,朱文辉.TSV结构热机械可靠性研究综述[J].半导体技术,2012,37(11):825-831. 被引量:23
  • 6QIAN H F, SAPATNEKAR S S. Fast Poisson solvers for thermal analysis [ C ] //Proceedings of IEEE ACM In- ternational Conference on Computer Aided Design. San Jose, CA, USA, 2010: 698-702. 被引量:1
  • 7沈晓燕,杨衡静,池雷.塑料球栅阵列封装的热应力模拟[J].电子产品可靠性与环境试验,2007,25(3):1-3. 被引量:3
  • 8包陈,王呼佳.三维电子封装的硅通孔技术[M].北京:水利水电出版社,2009. 被引量:1
  • 9范晋伟,郗艳梅,邢亚兰.PBGA封装热应力研究与热特性分析[J].机械设计与制造,2009(3):68-70. 被引量:6
  • 10HU W, LIU C, SUN Y, et al. Sensitivity analysis for the dependence of solder joints fatigue life [ J]. Chemi- cal Engineering Transactions, 2013, 33: 553-558. 被引量:1

二级参考文献41

  • 1许杨剑,刘勇,梁利华,余丹铭.芯片叠层球栅阵列尺寸封装的焊球疲劳寿命预测[J].浙江工业大学学报,2004,32(6):668-673. 被引量:8
  • 2封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 3沈晓燕,杨衡静,池雷.塑料球栅阵列封装的热应力模拟[J].电子产品可靠性与环境试验,2007,25(3):1-3. 被引量:3
  • 4JAMIL WAKIL, PAUL S Ho. Nonuniform Temperature and Strain Fields in a Powered Package [J] . IEEE Transaction on Components and Packaging Technologies, 2000, 23: 521-527. 被引量:1
  • 5LAU H T. Overview and outlook of through-silicon Via ( TSV ) and 3D integrations [J]. Microelectronics International, 2011, 28 (2): 8-22. 被引量:1
  • 6WU B Q, KUMAR A, PAMARTHY S. High aspect ratio silicon etch: a review [ J]. Journal of Applied Physics, 2010, 108 (5): 1101-1120. 被引量:1
  • 7HONG S C, LEE W G, KIM W J, et al. Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking [J]. Microelectronics Reliability, 2011, 51 (12): 2228-2235. 被引量:1
  • 8LAU J H, SOON W H, KUMAR A, et al. Fabrication of high aspect ratio TSV and assembly with fine-pitch low- cost solder microbump for Si interposer technology with high-density interconnects [J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1 (9): 1336-1344. 被引量:1
  • 9RANGANATHAN N, PRASAD K, BALASUBRAMANIAN N, et al. A study of thermo-mechanical stress and its impact on through-silicon vias [ J ]. Journal of Micromechanics and Microengineering, 2008, 18 ( 7 ) : 5018 - 5030. 被引量:1
  • 10FENG X, CAO I-I Y, YU H, et al. Study of internal stress on electroplating copper used in through silicon via filling [C] //// Proceedings of the 2011 InternationalConference on Electronic Packaging Technology and High Density Packaging. Shanghai, China, 2011: 1018- 1021. 被引量:1

共引文献31

同被引文献23

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部