期刊文献+

基于云进化算法的3D NoC测试端口优化选择

Optimized Selection of 3D NoC Test Ports Based on the Cloud Evolution Algorithm
下载PDF
导出
摘要 针对于三维片上网络测试时,如何选择测试端口以提高测试效率的难题,采用基于云模型的进化算法对三维片上网络测试端口进行位置寻优,并对IP核的测试数据进行合理分配,在测试功耗约束条件下,以重用片上网络作为测试访问机制,基于XYZ路由算法和非抢占式测试调度方式,对三维片上网络IP核实施并行测试,以提高测试效率。研究结果表明,该方法可对测试端口的位置及组合方案进行精确寻优,且有效减少了测试时间。 In order to solve the problem of how to select 3D NoC test ports so that we can improve test efficiency,a method is proposed in this paper. This method uses the evolution algorithm based on the cloud model to select3 D NoC test ports and allocate the test data of IP cores to the test ports reasonably,and then tests the IP cores in parallel under power constraint by reusing the on-chip network as the test access mechanism and using the XYZ routings algorithm and non-preemptive test scheduling to achieve improve the test efficiency. Experiment results demonstrate that the proposed method can improve the precision for searching the test ports position and combination,and reduces the test time efficiently.
出处 《电子科技》 2014年第10期76-79,共4页 Electronic Science and Technology
关键词 三维片上网络 云模型 进化算法 测试端口 3D NoC cloud model evolution algorithm test ports
  • 相关文献

参考文献10

二级参考文献42

  • 1李德毅,刘常昱.论正态云模型的普适性[J].中国工程科学,2004,6(8):28-34. 被引量:903
  • 2李德毅,刘常昱,杜鹢,韩旭.不确定性人工智能[J].软件学报,2004,15(11):1583-1594. 被引量:405
  • 3刘习春,喻寿益.局部快速微调遗传算法[J].计算机学报,2006,29(1):100-105. 被引量:37
  • 4高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 5KASTENSMIDT C,LUBASZEWSKI M.NoC inter-connection functional testing:Using boundary-scan toreduce the overall testing time[C].Test Workshop,2009:1-6. 被引量:1
  • 6COTA E,KREUTZ M.ZEFERINO C A,et al.The im-Pact of NoC reuse on the testing of core-basedsystems[C].IEEE VLSI Test Symposium,2003:128-133. 被引量:1
  • 7COTA E,LIU CH SH.Constraint-Driven Test Schedul-ing for NoC-Based Systems[J].IEEE Transactions onComPuter-Aided Design of Integrated Cireuits and Sys-tems,2006,25(11):2465-2478. 被引量:1
  • 8LIU CH SH,SHI J F,COTA E,et al.Power-aware testscheduling in network-on-chip using variable-rateon-chip clocking[C].Proceedings of VLSI Test Sympo-sium.2005:349-354. 被引量:1
  • 9GRECU C,PANDE P,WANG B SH.Methodologies andalgorithms for testing switch-based NoC intercon-nects[C].IEEE International Symposium on Defect andFault Tolerance in VLSI Systems,2005:238-246. 被引量:1
  • 10GRECU C,PANDE P,IVANOV A,et al.BIST for net-work-on-chip interconnect infrastructurees[C].24thIEEE VLSI Test Symposium,2006:6-35. 被引量:1

共引文献138

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部