期刊文献+

应变PMOS二维阈值电压解析模型

An Analytical 2-D Threshold Voltage Model for Strained PMOS
下载PDF
导出
摘要 利用准二维方法求解二维泊松方程,建立了锗硅源漏单轴应变PMOS阈值电压的二维解析模型,理论计算结果和实验报道的结果能很好吻合。研究了不同沟道长度和漏压情况下的沟道表面势,分析了沟道长度、漏压及锗硅源漏中锗摩尔组分等参数对阈值电压的影响。利用TCAD工具进行仿真模拟,结果表明,沟道长度和漏压是单轴应变PMOS阈值电压漂移的主要影响因素,而锗摩尔组分在一定成分范围内影响较小。 An analytical two-dimensional (2-D) threshold voltage model for uniaxially strained PMOS with SiGe source/drain (S/D) structure was established by solving 2-D Poisson^s equation using quasi-2-D method. Theoreti- cal calculation results were in good agreement with the reported experimental data. Channel surface potentials at dif- ferent channel lengths and drain voltages were investigated, and effects of channel length, drain voltage and germa- nium molar fraction of SiGe S/D on threshold voltage were analyzed. Simulation using TCAD tools indicated that the channel length and drain voltage were major factors for threshold voltage drift, while in a certain composition range, the molar fraction of Ge showed relatively smaller effect on threshold voltage of uniaxially strained PMOS tran sistors.
出处 《微电子学》 CAS CSCD 北大核心 2012年第3期415-419,共5页 Microelectronics
基金 国家自然科学基金资助项目(11074280) 中央高校基本科研业务费专项资金资助项目(JUSRP20914 JUDCF10031)
关键词 PMOS 应变 锗硅源漏 阈值电压 二维解析模型 PMOS Straim SiGe S/D Threshold voltage 2-D analytical model
  • 相关文献

参考文献10

  • 1胥传金,顾晓峰,于宗光.应变硅pMOS晶体管沟道应变的有限元研究[J].微电子学,2007,37(6):815-818. 被引量:2
  • 2YANG L F, WATLING J R, WILKING R C W, et al. Si/SiGe heterostructure parameters for device sim- ulations[J]. Semicond Sci Teehnol, 2004, 19 (10)1174-1182. 被引量:1
  • 3XU Q X, DUAN X F, QIAN H, et al. Hole mobility enhancement of pMOSFETs with strain channel in- duced by Ge pre-amorphization implantation for source/drain extension [J]. IEEE Elec Dev Lett, 2006, 27(3): 179-181. 被引量:1
  • 4CONZATTI F, MICHIELIS F D, ESSENI D, et al. Drain current improvements in uniaxially strained p- MOSFETs :a multi-subband Monte Carlo study [J]. Sol Sta Elec, 2009, 53(7) :706-711. 被引量:1
  • 5BUFLER F M, TSIBIZOV A, ERLEBACH A. Scal- ing of bulk pMOSFETs: (110) surface orientation ver- sus uniaxial compressive stress[J]. IEEE Elec Dev Lett, 2006, 27(12): 992-994. 被引量:1
  • 6WANG W C, CHANG S T, HUANG J, et al. 3D TCAD simulations of strained Si CMOS devices with silicon-based alloy stressors and stressed CESL [J]. Sol Sta Elec, 2009, 53(8): 880-887. 被引量:1
  • 7GHANI T, ARMSTRONG M, AUTH C. A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS tran- sistors [C] // IEDM Tech Dig. Washington D C, USA. 2003: 978-980. 被引量:1
  • 8CHU M, SUN Y, AGHORAM U, et al. Strain: a solution for higher carrier mobility in nanoscale MOS- FETs[J]. Ann Review Mater Resear, 2009, 39(1): 203-229. 被引量:1
  • 9LIU Z H, HU C M, HUANG J H, et al. Threshold model for deel>submicron MOSFET's[J] IEEE Trans Elec Dev, 1993, 40(1) : 86-95. 被引量:1
  • 10RATNAKUMAR K N, MEINDL J D. Short-channel MOST threshold voltage model [J]. IEEE J Sol Sta Circ, 1982, 17(5): 937-948. 被引量:1

二级参考文献14

  • 1张雪锋,徐静平,邹晓,张兰君.应变Si_(1-x)Ge_xpMOSFET反型沟道空穴低场迁移率模型[J].Journal of Semiconductors,2006,27(11):2000-2004. 被引量:3
  • 2RIM K, ANDERSON R, BOYD D. Strained SiCMOS (SS CMOS) technology: Opportunities and Challenges [J]. Solid-State Electronics, 2003, 47 ( 7 ) : 1133-1139. 被引量:1
  • 3GHANI T, ARMSTRONG M, AUTH C. A 90 run high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors [C]//IEDM Tech Dig. Washington D C, USA. 2003: 978-980. 被引量:1
  • 4THOMPSON S E, ARMSTRONG M, AUTH C. A 90-nm logic technology featuring strained-silicon [J]. IEEE Trans Elec Dev, 2004, 51(11) : 1790-1797. 被引量:1
  • 5LI J H, DOMENICUCCI A, CHIDAMBARRAO D. Stress and strain measurement in semiconductor device channel areas by convergent beam electron diffraction [C]//Mater Res Soc Syrup Proc. San Francisco, CA, USA. 2006: 0913-D05-03. 被引量:1
  • 6ANG K W, CHUI K J, BLIZNETSOV V. Lattice strain analysis of transistor structures with silicon-germanium and silicon-carbon source/drain stressors [J]. Appl Phys Lett, 2005, 86(9): 093102. 被引量:1
  • 7HUANG J, CHIDAMBARAM P R, IRWIN R B. Probing nanoscale local strains in advanced Si CMOS devices by CBED: a tutorial with recent results [J]. ECS Trans, 2006, 2(2): 541-547. 被引量:1
  • 8ZHANG P, ISTRATOV A A, HE H F. Analysis of nano-scale stress in strained silicon materials and microelectronics devices by energy-filtered convergent beam electron diffraction [J]. ECS Trans, 2006, 2 (2) : 559-568. 被引量:1
  • 9CHRISIANSEN S, ALBRECHT M, STRUNK H P. Strained state of Ge(Si) islands on Si finite element calculations and comparison to convergent beam electron-diffraction measurements [J]. Appl Phys 1994, 64(26): 3167-3619. Lett,1994, 64(26): 3167-3619. 被引量:1
  • 10BENABBAS T, FRANCOIS P, ANDROUSSI Y. Stress relaxation in highly strained InAs/GaAs structures as studied by finite element analysis and transmission electron microscopy [J]. J Appl Phys, 1996, 80(5) : 2763-2767. 被引量:1

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部