期刊文献+

新型高可靠性低功耗6管SRAM单元设计 被引量:2

A Novel 6-T SRAM Cell Design with High Reliability and Low Power
下载PDF
导出
摘要 提出一种新型的6管SRAM单元结构,该结构采用读/写分开技术,从而很大程度上解决了噪声容限的问题,并且该结构在数据保持状态下,采用漏电流以及正反馈保持数据,从而不需要数据的刷新来维持数据。仿真显示了正确的读/写功能,并且读/写速度和普通6管基本相同,但是比普通6管SRAM单元的读/写功耗下降了39%。 A novel 6T-SRAM cell structure is introduced,which uses the technology of read and write separately,solves the noise margin problem,maintains the data with the use of leakage current and positive feedback in idle mode,and eliminates the need to refresh the data to maintain the data.Simulation shows the correct read and write capabilities,the read speed is nearly the same as the traditional 6T cell,but the unit read and write power consumption is decreased by 39%.
出处 《现代电子技术》 2011年第16期123-125,130,共4页 Modern Electronics Technique
关键词 静态噪声容限 漏电流 低功耗 可靠性 static noise margin leakage low power reliability
  • 相关文献

参考文献10

  • 1MIZUNO T, OKAMURA J. A toriumi, experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's [J]. IEEE Trans. Electron Devices, 1994, 41: 2216-2221. 被引量:1
  • 2TANG X, DE V, MEINDL J D. Intrinsic MOSFET parameter fluctuations due to random dopant placement [J]. IEEE Trans. VLSI Systems, 1997, 5: 369-376. 被引量:1
  • 3BURNETT D, ERINGTON K, SUBRAMANIAN C, et al. Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits [J]. Proc. Symp. VLSI Tech. , 1994.- 15-16. 被引量:1
  • 4SERY G. Life is CMOS: why chase life after? [C]// Proceedings of the IEEE Design Automation Conference. [S. l]: IEEE, 2002: 78-83. 被引量:1
  • 5LIU Z, KURSUN V. Characterization of a novel nine-transistor SRAM cell [J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008,16(4): 488-492. 被引量:1
  • 6RABEY J M, CHANDRAKASAN A, NIKOLIC B.数字集成电路:电路、系统与设计[M].周润德,译.2版.北京:电子工业出版社,2005. 被引量:1
  • 7SEEVINCK E, LIST F J, LOHATROH J. Static-noise margin analysis of MOS SRAM cells [J]. IEEE J. Solid State Circuits, 1987, 22(5):748-754. 被引量:1
  • 8CALHOUN B, CHANDRAKASAN A. Static noise margin variation for sub-threshold SRAM in 65nm CMOS [J]. IEEE Journal of Solid-state Circuits, 2006, 41: 1673-1679. 被引量:1
  • 9MOSHOVOS A, FALSAFI B, NAJM F N, et al. A case for a symmetric-cell cache memories [J]. IEEE Transactions on Very Large Scale Integration Systems, 2005, 13 (7) : 877. 被引量:1
  • 10SEEVIK E, LIST F. Static noise margin analysis of MOS SRAM Cells [J]. IEEE Journal Solid-State Circuits,1987, 5 :48-754. 被引量:1

同被引文献18

  • 1Ahera Corporation. FPGA Performance Benchmarking Methodology [ M/OL ]. San Jose (USA) : Altera Cor- poration, 2007. [2012-12-15 ]. http://www, altera. com. cn/literature/wp/wpfpgapbm, pdf. 被引量:1
  • 2Anderson J H, Wang Q. Area-efficient FPGA logic ele- ments: architecture and synthesis [C]// The 16th Asia and South Pacific Design Automation Conference (ASP- DAC). Yokohama (Japan): IEEE Press, 2011: 369- 375. 被引量:1
  • 3Samir Palnitkar. Verilog HDL: A Guide to Digital Designand Synthesis [ M ]. NewJersey (USA) : Prentice Hall PTR, 2003. 被引量:1
  • 4Cong J J, Minkovich K. Optimality study of logic synthe- sis for LUT-based FPGAs [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Sys- tems, 2007, 26(2): 230-239. 被引量:1
  • 5Ken Chapman. Multiplexer Selection [ M/OL]. San Jose (USA) : Xilinx Inc. 2008. [ 2012-12-15 ]. http:// www. xilinx, corn/support/documentation/white papers/ wp274, pdf. 被引量:1
  • 6Metzgen P, Nancekievill D. Multiplexer restructuring for FPGA implementation cost reduction [ C ]// Proceedings in the 42nd Design Automation Conference. New York: Association for Computing Machinery, 2005:421-426. 被引量:1
  • 7Gao Haixia. Analysis of the effect of LUT size on FPGA area and delay using theoretical derivations [ C ]// The 6th International Symposium on Quality of Electronic De- sign (ISQED 2005). San Jose (USA) : IEEE Computer Society, 2005: 370-374. 被引量:1
  • 8贝兹,马夸特,罗斯.深亚微米FPGA结构与CAD设计[M].王伶俐,杨萌,周学功,译.北京:电子工业出版社,2008:10-11. 被引量:1
  • 9SEEVINCK E, LIST F J, LOHSTROH J. Static-noise margin analysis of MOS SRAM cells [ J]. IEEE Journal of Solid-State Circuits, 1987, 22 (5): 748-750. 被引量:1
  • 10JAEGER R C, BLALOCK T N. Mieroelectronic circuit design [ M ]. 4 ed. New York: McGraw-Hill Compa- nies, 2010: 419-428. 被引量:1

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部