摘要
基于预防大锁存理论,设计了一款带有三级前置运算放大器和latch再生电路的高精度比较器.为了实现高精度,采用了输入失调储存(IOS)和输出失调储存(OOS)级联的消失调方法,有效降低了比较器的输入失调电压.传统的比较器动态失调测试方法非常耗时,为此采用新的带负反馈网络的动态失调测试电路,从而大大提高了比较器的设计和仿真效率.Hhnec CZ6H(0.35μm)工艺下,仿真表明,比较器能够分辨的最小信号为33.2μV,满足14 bit SAR ADC对比较器的性能要求.
Based on preamplifier-latch theory,a high-resolution comparator with three pre-amplifiers and a latch is presented.In order to achieve high-resolution,both IOS and OOS offset cancellation technique is used,which successfully decreases the input offset voltage.The traditional dynamic offset test method is time consuming,so a new dynamic offset test bench containing a negative feedback loop is adopted,which efficiently speeds up the design and simulation.The simulation results show that comparator can distinguish 33.2 μV under hhnec CZ6H（0.35 μm）process.It is suitable for the 14 bit SAR ADC.
出处
《微电子学与计算机》
CSCD
北大核心
2011年第6期109-112,共4页
Microelectronics & Computer
基金
福建省自然科学基金重点项目(2007J0003)
福建省自然科学基金(2009J05143)
福建省新世纪优秀人才支持计划项目(XSJRC2007-26)
