期刊文献+

面向未来移动通信终端的片上网络设计

NoC design for future mobile communication terminals
下载PDF
导出
摘要 随着通信技术和集成电路技术的飞速发展,功能越来越强的移动通信终端产品层出不穷。未来移动通信终端不仅要支持更高的数据传输速率,而且要融合更多的功能,同时还要支持多协议以实现无缝接入。这些特征要求使得未来移动通信终端片上系统需要集成更多的IP核,同时对IP核之间的通信协作效率要求更高。当前片上系统广泛使用的总线结构已经无法满足未来移动通信终端的上述要求,取而代之的将是片上网络结构。片上网络具有较好的可扩展性、灵活性、以及可重用性,并且可以在IP核数目增加时保持良好的性能。本文重点介绍了面向未来移动通信终端片上网络设计的几个关键技术,包括设计目标和约束条件、拓扑结构、布局、仿真等。根据这些关键技术,本文总结了面向未来移动通信终端的片上网络设计流程,详细阐述了各关键技术之间的相互关系,最后用一个例子来对该设计流程进行具体说明。 With the rapid development of the technology of communication and integrated circuits,more powerful mobile communication terminals come into being.Future mobile communication terminals should support not only higher data transfer rate but also more applications.In addition,they should also support different network protocols to achieve seamless access.To satisfy all these characteristics,the number of cores on a single chip will increase and the communication between the cores will be critical for the system.Consequently,the current bus architecture of SoC cannot satisfy these requirements and will be replaced by Network-on-Chip(NoC).NoC architecture has better scalability,flexibility,reusability and can perform well with the increasing number of cores.In this paper,we will focus on some key problems in designing NoC,including design constrains,design objectives,topology,floorplan,simulation and so on.Based on the analysis of these key problems,we give an application-specific NoC design flow.Finally,the design flow is specified with an example.
出处 《中国集成电路》 2011年第3期45-51,共7页 China lntegrated Circuit
基金 国家自然科学基金(No.60803038和No.61070046) ZTE产学研论坛基金资助
关键词 片上网络 移动通信终端 设计流程 面向应用 NoC mobile communication terminal design flow application-specific
  • 相关文献

参考文献15

  • 1朱樟明,周端,杨银堂.片上网络体系结构的研究与进展[J].计算机工程,2007,33(24):239-241. 被引量:5
  • 2李丽,许居衍.片上网络技术发展现状及趋势浅析[J].电子产品世界,2009,16(1):32-37. 被引量:11
  • 3武畅,李玉柏,彭启琮,柴松,杨中明.可设置仲裁优先程度的NOC路由节点设计[J].电子科技大学学报,2008,37(5):645-648. 被引量:3
  • 4J. Nurmi, H. Tenhunen, J Interconnect-eentric design NoC," Kluwer Academic. Isoaho, and A. Jantsch, for advanced SoC and. 被引量:1
  • 5高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 6R. Beraha, I. h. Walter, I. Cidon, and A. Kolodny, "Leveraging Application Level Requirements in the Design of a NoC for a 4G SoC - a Case Study," in Design, Automation & Test in Europe Conference & Exhibition (DATE) Dresden, 2010, pp. 1408-1413. 被引量:1
  • 7S. Badrouchi, A. Zitouni, K. Torki, and R. Tourki, Asynchronous NoC Router Design," Journal of Computer Science, vol. 1, pp. 429-436, 2005. 被引量:1
  • 8B. Niu,O. Simeone, O. SomekhandA. M. Haimovich, "Ergodic and outage sum-rate of fadingbroadcast channels with l-bit feedback," IEEE Trans. Veh. Technol., vol. 59, Issue 3, pp. 1282-1293, Mar. 2010. 被引量:1
  • 9L. Benini, "Application Specific NoC Design," in Design, Automation and Test in Europe, Munich, 2006, pp. 1-5. 被引量:1
  • 10R. Marculescu, J. Hu, and U. Y. Ogras, "Key research problems in NoC design: a holistic perspective, " in Third IEEE/ACM/IFIP International Conference Jersey City, N J, USA Hardware/Software Codesign and System Synthesis, 2005, pp. 69-74. 被引量:1

二级参考文献41

  • 1Benini L De Micheli G. Networks on chips: a new SoC paradigm[J]. IEEE Computer, Volume 35, pp. 70--78, January 2002 被引量:1
  • 2Jantsch A, Tenhunen H. Networks on Chip[M]. Kluwer Academic Publishers, 2003 被引量:1
  • 3Millberg M,Nilsson E, Thid R,Kumar S,Jantsch A.The Nostrum backbone-a communication protocol stack for networks on chip[R]. Proceedings of the VLSI Design Conference, January 2004 被引量:1
  • 4Ogras U, Hu J, Marculescu R.Key Research Problems in NoC Design: A Holistic Perspective[J] Proc. Hardware-Software Co- Design and System Synthesis, (CODES+ISSS), September, 2005 被引量:1
  • 5Pasricha S, Dutt N D. A Framework for Cosynthesis of Memory and Communication Architectures for MPSoC[C]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 26,?issue 3,March 2007 Page(s):408 C 420 被引量:1
  • 6Kandemir M, Dutt N. Memory Systems and Compiler Support for MPSoC Architectures[J], Multiprocessor Systems-on- Chips, 2005P 251-281 被引量:1
  • 7张云泉.多核时代对软件设计的挑战.计算机世界报,2007,(23). 被引量:1
  • 8Liu C, Chen J H, Manohar R, Tiwari S. Mapping system-on-chip designs from 2-D to 3-D ICs[C]. IEEE International Symposium on Circuits and Systems, 2005. ISCAS 2005, 23-26 May 2005 Page(s):2939 - 2942 Vol. 3 被引量:1
  • 9ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.2003. 被引量:1
  • 10ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.1999. 被引量:1

共引文献45

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部