期刊文献+

片上网络体系结构的研究与进展 被引量:5

Research and Development on Network-on-chip Architectures
下载PDF
导出
摘要 片上网络(NoC)是基于多处理器技术的一种新型的计算集成形式,涉及硬件通信结构、中间件、操作系统通信服务、设计方法及工具等。NoC体系结构的设计重点是实现低功耗和高效通信/计算能力。该文介绍了4种新的NoC体系结构,并在同等约束下进行了功耗比较,2D网格结构的功耗最大、性能最差,聚合环面网络结构则最优。 Network-on-chip(NoC) is a novel computation & communication integration for on-chip multi-processors. NoC consists of a library of soft macros, communication architectures, OS and design methodology. Low power performance and compute/communication ability are the keys. This paper discusses four NoC architectures. Considering the performance, area and power, it finds that the 2D mesh is the worst, and wormhole switched clustered torus is a viable topology for the NoC architectures.
出处 《计算机工程》 CAS CSCD 北大核心 2007年第24期239-241,共3页 Computer Engineering
基金 国家自然科学基金资助项目(90407016 60676009)
关键词 片上网络 体系结构 低功耗 Network-on-chip(NoC) architectures low power
  • 相关文献

参考文献10

  • 1Goossens K.A Ethereal Network on Chip:Concepts,Architectures,and Implementations[J].IEEE Design & Test of Computers,2005,22(5). 被引量:1
  • 2Hu Jingcao,Marculescu R.Energy and Performance-aware Mapping for Regular NoC Architectures[J].IEEE Trans.on CAD of Integrated Circuits and Systems,2005,24(4):551-562. 被引量:1
  • 3Pande P P,Micheli G D.Design,Synthesis and Test of Networks on Chips[J].IEEE Design & Test of Computers,2005,22(5). 被引量:1
  • 4Benini L,Micheli G D.Networks on Chips:A New SoC Paradigm[J].IEEE Computer,2002,35(1):70-78. 被引量:1
  • 5Bertozzi D,Benini L.A Network-on-chip Architecture for Gagascale System-on-chip[J].IEEE Circuits and Systems Magzine,2004,4(1). 被引量:1
  • 6Vahid F.The Softening of Hardware[J].IEEE Computer,2003,36(4). 被引量:1
  • 7Forsell M.A Scalable High-performance Computing Solution for Networks on Chips[J].IEEE Micro,2002,22(5):46-55. 被引量:1
  • 8Simunic T.Managing Power Comsumption in Networks on Chips[J].IEEE Trans.on VLSI Systems,2004,12(1):96-107. 被引量:1
  • 9Gerstlauer A.System-level Communication Modeling for Networkon-chip Synthesis[C]//Proceedings of ASP-DAC'05.Shanghai:[s.n.],2005. 被引量:1
  • 10Pande P P.Performance Evaluation and Design Trade-offs for Network-on-chip Interconnect Architectures[J].IEEE Transctions on Computers,2005,54(8):1025-1040. 被引量:1

同被引文献34

  • 1高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 2Kumar S, Jantsch A, Millberg M, et al. A Network on Chip Architecture and Design Metbodology[C]//Proc. of ISVLSI'02. Pittsburgh, Pennsylvania, USA: IEEE Press, 2002: 105-112. 被引量:1
  • 3Radulescu A, Dielissen J, Pestana S G. et al. An Efficient on-Chip NI Offering Guaranteed Services, Shared-memory Abstraction, and Flexible Network Configuration[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2005, 24(1): 4-17. 被引量:1
  • 4Bertozzi D, Benini L. Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-Chip[J]. IEEE Circuits and Systems Magazine, 2004, 4(2): 18-31. 被引量:1
  • 5Xu Shidong, Lin Yuxuan, Zhou Zheming. Design of a Dual-mode NoC Router Integrated with Network Interface for AMBA-based IPs[C]//Proc. of ASSCC'06. Hangzhou, China: IEEE Press, 2006: 211-214. 被引量:1
  • 6Lee Kok-Meng, Pei Jianfa. Kinematic analysis of a three degree-of- freedom spherical wrist actuator[ J]. Mechatronics, 1994, 4 (6) : 581-605. 被引量:1
  • 7Williams F, Laithwaite E, Eastham J F. Development and design of spherical induction motors[C]. Proc. Ins. Elec. Eng., 1959: 471-484. 被引量:1
  • 8Gregory S. Chirikjian, David Stein. Kinematic Design and Commutation of a Spherical stepper Motor [ J ]. IEEE/ASME Transactions on Mechatronics, 1999, 4(4) : 342-353. 被引量:1
  • 9David Stein, Edward R. Scheinerman, Gregory S. Chirikjian.Mathematical Models of Binary Spherical-Motion Encoders [ J ]. IEEE/ASME Transactions on Mechatronics, 2003, 8 (2): 234-244. 被引量:1
  • 10Kundu S,Chattopadhyay S.Interfacing Cores and Routers in Network-on-Chip Using GALS[C] //Proc.of ISIC'07.Singapore:[s.n.] ,2007:154-157. 被引量:1

引证文献5

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部