期刊文献+

NoC低功耗技术研究综述 被引量:3

A Summary of Low Power Technology on NoC
下载PDF
导出
摘要 当前在高性能SoC设计中,功耗约束已成为NoC设计所面临的重要问题。本文着重阐述了NoC低功耗优化技术的相关内容,在分析现有NoC模拟器和功耗模型的基础上,从物理逻辑设计、软件编译优化、网络拓扑结构低功耗映射等方面评述了当前NoC低功耗关键技术。最后,对未来NoC低功耗技术研究的方向做出了预测。 In high-performance SoC design, power has been the first-order design constraint of NoC. This paper tirst discusses the research that relating to NoC design, and then gives emphasis to review the low power technology on NoC. On the base of analyzing the NoC simulators and power models, this paper comprehensively reviews the key low power technology through the physical logical level, software and compiler optimization methods and low power mapping technology to NoC topology. At the end, this paper predicates some new directions on the low power technology on NoC.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期88-92,共5页 Computer Engineering & Science
基金 国家自然科学基金资助项目(90707003)
关键词 NOC 低功耗 模拟器 功耗模型 NoC low power design simulator power Model
  • 相关文献

参考文献38

  • 1Hemani A,Jantsch A, Kumar S, et al. Network on a Chip:An Architecture for Billion Transistor Era[C]//Proc of the IEEE NorChip Conf, 2000. 被引量:1
  • 2高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 3Lee S E. pNePA: A High Level Power Model for an Adaptive Router in NoC[R]. UC Irvine Report,2008. 被引量:1
  • 4Kim J S, Taylor M B, Miller J, et al. Energy Characterization of a Tiled Architecture Processor with On-Chip Networks[C]//Proc of the 8th Int'l Syrnp on Low Power Electronics and Design, 2003 : 424-427. 被引量:1
  • 5Intel Corp. From a Few Cores to Many: A Terascale Computing Research Overview[R]. 2006. 被引量:1
  • 6Lee K, et al. A 51 mW 1.6G Hz On-Chip Network for Low-Power Heterogeneous SOC Platform[C]//Proc of IEEE Int'l Solid-State Circuits Conf Dig Tech Papers, 2004 : 152-153. 被引量:1
  • 7Yoo Hoi-Jun, Lee Kangmin, Kim Jun Kyoung. Low-Power NoC for High-Performance SoC Design[Z]. Taylor & Francis Group, LLC,2008. 被引量:1
  • 8Bjerregaard T, Mahadevan S. A Survey of Research and Practices of Network-on-Chip[J]. ACM Computing Surveys, 2006, 38(1). 被引量:1
  • 9谭耀东,刘有耀.NoC系统研究综述[J].西安邮电学院学报,2008,13(1):5-9. 被引量:5
  • 10Lu Zhonghai, Thid R, Millberg M, et al. NNSE: Nostrum Network-on-chip Simulation Environment [C]//Proc of Swedish System-on-Chip Conf, 2005:1-4. 被引量:1

二级参考文献118

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 3王宏伟,陆俊林,佟冬,程旭.层次化片上网络结构的簇生成算法[J].电子学报,2007,35(5):916-920. 被引量:4
  • 4JERRAYA A, TENHUNEN H, WOLF W. Multiprocessor system-on-chips [ J]. IEEE Computer Magazine, 2005,38(7): 36 -40. 被引量:1
  • 5BENINI L, MICHELI G D. Networks on chip: a new SoC paradigm [ J ]. IEEE Computer, 2002, 35 ( 1 ) : 70 - 78. 被引量:1
  • 6KIM J S, TAYLOR M B, MILLER J, WENTZLAFF D. Energy characterization of a tiled architecture processor with onchip networks [ C ]//Proceedings of the International Symposium on Low Power Electronics and Design, Seoul, 2003 : 424 - 427. 被引量:1
  • 7OGRAS U Y, HU Jingcao, MARCHLESCU R. Key research problems in NoC design: a holistic perspective [ C ]// Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, 2005:69 -74. 被引量:1
  • 8ZHOU Wenbiao, ZHANG Yan, MAO Zhigang. Pareto based multi-objective mapping IP cores onto NoC architecture [ C ]//Proceedings of IEEE Asia Pacific Conference on Circuits and System, Singapore, 2006:331 -334. 被引量:1
  • 9Hu Jingcao, MARCHLESCU R. Energy-aware mapping for tile-based NoC architectures under performance constraints [ C ]//Proceedings of the Conference on Asia South Pacific Design Automation, Kitak)atshu, 2003:233 -239. 被引量:1
  • 10MURALI S, MICHELI G D. Bandwidth-constrained mapping of cores onto NoC architectures [ C ] / Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, 2004:896-901. 被引量:1

共引文献57

同被引文献27

  • 1余昀.无人机数据链协议研究[J].舰船电子工程,2008,28(9):50-54. 被引量:8
  • 2刘祥远,陈书明.一种低延迟低功耗的片上全局互连方法[J].Journal of Semiconductors,2005,26(9):1854-1859. 被引量:2
  • 3骆祖莹.芯片功耗与工艺参数变化:下一代集成电路设计的两大挑战[J].计算机学报,2007,30(7):1054-1063. 被引量:17
  • 4Randu Marculescu. Outstanding Research Problem in NoC Design: System, Microarchitecture, and Circuit Perspectives [J]. Computer-Aided Design of Integrated Circuits and Systems,2009, 28(1):3-21. 被引量:1
  • 5Fayez Gebali, Haytham Elmiligi, Mohamed Watheq El-Kharashi, Networks-on-Chips-Theory and Practice[M]. [S. l. ]: CRC Press, 2009. 被引量:1
  • 6Chen Chia-Hsin Owen. A Low-swing Crossbar and :Link Generator for Low Power Network-on-Chip[J]. Computer-Aided Design, 2011(18) : 779-786. 被引量:1
  • 7Liu Xiangyuan, Chen Shuming. Delay and Power Estimation Models of Low-swing Interconnects for Design Planning [C]//Proceedings of the 16th ACM Great Lakes Symposium on VLSI. New York: [s. n. ], 2006:91-94. 被引量:1
  • 8Hu Yuanfang, Zhu Yi,Chen Hongyu. Communication Latency Aware Low Power NoC Synthesis[C]//Proceedings of the 43rd Annual Design Automation Conference ACM. San Francisco: [s. n.],2006:574-579. 被引量:1
  • 9Pinto A. COSI: A Framework for the Design of Interconneetion Networks[J]. Design & Test of Computers, 2008,25 (5):402-415. 被引量:1
  • 10Hoi-Jun Yoo, Kangmin Lee, Jun Kyoung Kim. Low-PowerNOC for High-Performance SOC Design[M]. Taylor Fran-cis Group Publishers, LLC,2008:134-138,168-183. 被引量:1

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部