期刊文献+

适用于SIMD体系结构的FPGA分页仿真模型研究 被引量:1

Research on FPGA-Based Paging-Simulation Model for SIMD Architecture
下载PDF
导出
摘要 SIMD结构能有效地开发多媒体和复杂科学计算的并行性,成为产业应用和研究的热点.在大规模SIMD体系结构研究中,为缓解FPGA芯片容量对仿真系统规模的限制,提出了适用于SIMD体系结构的FPGA分页仿真模型,有效降低了SIMD结构对FPGA计算资源和存储资源的需求,提高了SIMD结构的可验证规模.对MASA流处理器的仿真实验结果表明,不采用任何仿真优化技术,FPGA芯片EP2S180可支持的最大仿真规模为8个cluster的MASA,采用分页仿真模型,EP2S180的最大仿真规模可增加至256个cluster的MASA,而且仿真时间的增量是可接受的. With the appearance of massively compute-intensive applications such as multimedia and complicated scientific computing,SIMD architecture has become a hotspot of research due to its intrinsic scalable data-parallel structure.The low simulating speed of software simulation brings lots of inconveniency in large scale SMID architecture research.FPGA-based simulation system is much faster,but the scale of the target system is often limited by the capacity of the FPGA chips.Using more FPGA chips or larger capacity FPGA chip may not only increase the complexity of design,but also increase the cost of research.In this paper,we propose a novel FPGA-based paging-simulation model for SIMD architecture,which can reduce the computing resource and memory resource consuming of the simulation system efficiently.On the basis of this model,large scale SIMD architectures can be simulated with limited FPGA resources.We build the simulation system of MASA on Altera StratixII series chip EP2S180.The experiment results show that without any simulation optimizing technology,the largest scale system can be implemented on EP2S180 is MASA of 8 clusters,while based on the paging-simulation model,the largest scale system can be implemented on EP2S180 with MASA of 256 clusters,and the increment of the simulation time is acceptable.
出处 《计算机研究与发展》 EI CSCD 北大核心 2011年第1期9-18,共10页 Journal of Computer Research and Development
基金 国家自然科学基金项目(60703073 60903041) 国家"八六三"高技术研究发展计划基金项目(2009AA01Z102) 国防科学技术大学计算机学院"高性能计算联合博导组基金"项目
关键词 FPGA 仿真 SIMD 体系结构 流处理器 FPGA simulation SIMD architecture stream processor
  • 相关文献

参考文献16

  • 1王世好,王歆民,刘明业.嵌入式系统软硬件协同验证中软件验证方法[J].计算机研究与发展,2005,42(3):514-519. 被引量:10
  • 2Chung E S, Nurvitadhi E, Hoe J C, et al. Virtualized fullsystem emulation of multiprocessors using FPGAs [C]//Pruc of the 2nd Workshop of Architectural Research Prototyping (WARP-2007). 2007. 被引量:1
  • 3Arvind K A, Chiou D, Hoe J C, et al. RAMP: Research accelerator for multiple processors A community vision [or a shared experimental parallel HW/SW platform [C] //Proc of IEEE In't Symp on Performance Analysis of System and Software Texas. Los Alamitos, CA: IEEE Computer Society, 2006:1-12. 被引量:1
  • 4Chung E S, Michnel K, et al. ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs[J]. ACM Trans on Reconfigurable Technology and Systems, 2009, 2(2): 15-47. 被引量:1
  • 5Chiou D, Sunnoo D, Joonsoo K, et al. FPGA--Accelerated Simulation Technologies(FAST): Fast, Full-System, Cycle- Accurate Simulators [C] //Proc of the 40th Annual International Syrup on Microarchiteeture. Los Alamitos, CA: IEEE Computer Society, 2007:249-261. 被引量:1
  • 6Penry D A, Zhuo R, Rehme K. An infrastructure for HW/ SW partitioning and synthesis of architectural simulators [C] //Proc of the 2nd Annual Workshop on Architectural Research Prototyping(WARP-2007). 2007. 被引量:1
  • 7Suh T, Lee H -H S, Lu S -L, et al. Initial observations of hardware/software co-simulation using FPGA in architectural research [C]//Proc of the Workshop on Architecture Research Using FPGA Platforms. 2006. 被引量:1
  • 8Penry D A, Fay D, et al. Exploiting parallelism and structure to accelerate the simulation of chip multi-processors [C] //Proc of the 12th Int Symp on High-Performance Computer Architecture. Los Alamitos, CA: IEEE Computer Society, 2006:29-40. 被引量:1
  • 9何义,任巨,杨乾明,管茂林,文梅,张春元.可配置流处理器核心级指令设计及相关编译技术研究[J].计算机工程与科学,2009,31(11):40-44. 被引量:4
  • 10Wen Mei, Wu Nan, Zhang Chunyuan, et al. Multipledimension scalable adaptive stream architecture [G] //LNCS 3189: Proc of the 9th Asia-Pacific Computer Systems Architecture Conference. Berlin: Springer, 2004:199-211. 被引量:1

二级参考文献24

  • 1A BDTI Analysis of Texas Instrument TMS320C64x[EB/ OL].[2003-11-05]. http://www. BDTI. com. 被引量:1
  • 2Hartenstein R. A Decade of Research on Reconfigurable Architectures: a Visionary Retrospective[C]//Proc of Design, Automation and Test in Europe,2001:642-649. 被引量:1
  • 3Gonzalez R E. A Software-Configurable Processor Architecture[J]. IEEE Micro, 2006, 26(5) :42-51. 被引量:1
  • 4Sankaralingam K, Nagarajan R, Haiming Liu, et al. Exploiting ILP,TLP, and DLP with the Polymorphous TRIPS Architecture[C]//Proc of the 30th Annual Int'l Symp on Computer Architecture, 2003 : 422-433. 被引量:1
  • 5Taylor M B, Psota J, Saraf A,et al. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams[C]//Proc of 31st Annual Int'l Syrup on Computer Architecture, 2004 : 2-13. 被引量:1
  • 6Caspiet E, Caspi E, Dehon A, et al. A Streaming Mul- tiThreaded Model[C]//Proc of the 3rd Workshop on Media and Stream Processors, 2001. 被引量:1
  • 7Bonzini P, Ansaloni G, Pozzi L. Compiling Custom Instructions onto Expression Grained Reconfigurable Architectures [C]//Proc of Compilers Architectures Synthesis Embedded Systems, 2008 : 51-60. 被引量:1
  • 8Wolinski C, Kuehcinski K. Automatic Selection of Application-Specific Reeonfigurable Processor Extensions[C]//Proc of the Conf on Design, Automation and Test in Europe, 2008 : 1214-1219. 被引量:1
  • 9Chang Chen. Design and Applications of a Reconfigurable Computing System for High Performance Digital Signal Processing: [Ph D Dissertation][D]. Berkeley: University of California, 2005. 被引量:1
  • 10Rixncr S. Stream Processor Architecture[M]. Kluwer Acedemic Publishers, 2002. 被引量:1

共引文献11

同被引文献8

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部