期刊文献+

采用部分增强型扫描提高跳变时延故障覆盖率的触发器选择方法

Flip-Flop Selection for Partial Enhanced-Scan Delay Testing with High Transition Fault Coverage
下载PDF
导出
摘要 选择关键的常规扫描触发器进行置换是采用部分增强型扫描时延测试方法的核心问题.通过定义常规扫描触发器和未检测跳变时延故障的相关度的概念及其计算方法,提出一种触发器选择方法.首先找到被测电路中采用捕获加载方法不可测,但采用增强型扫描可测的跳变时延故障;然后依据常规扫描触发器与这些故障的相关度把少量关键的常规扫描触发器替换成为增强型扫描单元,从而有效地提高电路中跳变时延故障被检测的概率.实验结果表明,采用文中方法在可以接受的硬件开销下能有效地提高被测电路中的跳变时延故障覆盖率. A key issue brought by partial enhanced-scan delay testing is how to select the critical normal-scan flip-flops to be replaced with enhanced-scan cells.We present a flip-flop selection method based on the defined relative measure between a normal-scan cell and the undetected transition delay faults,by which a small number of selected normal-scan cells can be replaced with enhanced-scan cells to improve the probability of detecting transition delay faults effectively.Experimental results demonstrated that the proposed method can improve transition delay fault coverage with acceptable hardware overhead.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第9期1428-1434,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60776031 60633060 60831160526 60921002) 国家"九七三"重点基础研究发展计划项目(2005CB321605) 北京市教育委员会共建项目专项资助
关键词 时延测试 跳变时延故障 增强型扫描 故障覆盖率 触发器选择 delay testing transition delay fault enhanced scan fault coverage flip-flop selection
  • 相关文献

参考文献15

  • 1Kruseman B,Majhi A K,Gronthoud G,et al.On hazard-free patterns for fine-delay fault testing[C] //Proceedings of International Test Conference.Charlotte:IEEE Computer Society,2004:213-222. 被引量:1
  • 2Hawkins C,Keshavarzi A,Segura J.A view from the bottom:nanometer technology AC parametric failures-why,where,and how to detect[C] //Proceedings of the 18th International Symposium on Defect and Fault Tolerance in VLSI Systems.Boston:IEEE Computer Society,2003:267-276. 被引量:1
  • 3Mak T M,Krstic A,Cheng K T,et al.New challenges in delay testing of nanometer,multigigahertz designs[J].IEEE Design & Test of Computers,2004,21(3):241-248. 被引量:1
  • 4范小鑫,李华伟,胡瑜,李晓维.采用片内PLL实现实速扫描测试的方案[J].计算机辅助设计与图形学学报,2007,19(3):366-370. 被引量:4
  • 5Wang S,Liu X,Chakradhar S T.Hybrid delay scan:a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets[C] //Proceedings of Design,Automation and Test in Europe Conference and Exhibition.Paris:IEEE Computer Society,2004:1296-1301. 被引量:1
  • 6Bhunia S,Mahmoodi H,Raychowdhury A,et al.A novel low-overhead delay testing technique for arbitrary two-pattern test application[C] //Proceedings of Design,Automation and Test in Europe.Munich:IEEE Computer Society,2005:1136-1141. 被引量:1
  • 7Savir J,Patil S.On broad-side delay test[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1994,2(3):368-372. 被引量:1
  • 8Savir J,Patil S.Scan-based transition test[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1993,12(8):705-713. 被引量:1
  • 9Xu G,Singh A D.Low cost launch-on-shift delay test with slow scan enable[C] //Proceedings of the 11th IEEE European Test Symposium.Southampton:IEEE Computer Society,2006:9-14. 被引量:1
  • 10Ahmed N,Ravikumar C P,Tehranipoor M,et al.At-speed transition fault testing with low speed scan enable[C] //Proceedings of the 23rd IEEE VLSI Test Symposium.Palm Springs:IEEE Computer Society,2005:1-6. 被引量:1

二级参考文献10

  • 1Gatej John,Lee Song,Pyron Carol,et al.Evaluating ATE features in terms of test escape rates and other cost of test culprits[C]//Proceedings of IEEE International Test Conference,Baltimore,MD,2002:1040-1048 被引量:1
  • 2Crouch Alfred L,Mateja Michael,McLaurin Teresa L,et al.The testability features of the 3rd generation Coldfire family of microprocessors[C]//Proceedings of IEEE International Test Conference,Atlantic City,NJ,1999:913-922 被引量:1
  • 3McLaurin Teresa L,Frederick Frank.Testability features of the MCF5407 containing the 4th generation coldfire microprocessor core[C]//Proceedings of IEEE International Test Conference,Atlantic City,NJ,2000:151-159 被引量:1
  • 4Tendolkar Nandu,Molyneaux Robert,Pyron Carol,et al.Atspeed testing of delay faults for Motorola's MPC7400,a PowerPC(TM) microprocessor[C]//Proceedings of IEEE VLSI Test Symposium,Montreal,2000:3-8 被引量:1
  • 5Haioun Eric,Renfrew Colin D,Gash Robert.At-speed scan transition and path delay testing using on-chip PLL for high frequency device and low frequency tester[OL][2006-10-27].http://www.iec.org/events/2005/euro_designcon/pdf/6-ta1.pdf 被引量:1
  • 6Beck Matthias,Barondeau Olivier,Kaibel Martin,et al.Logic design for on-chip test clock generation-implementation details and impact on delay test quality[C]//Proceedings of IEEE Design,Automation and Test in Europe,Munich,2005:56-61 被引量:1
  • 7Jayabalan Jayasanker,Goh Chee Kiang,Leong Ooi Ban,et al.PLL based high speed functional testing[C]//Proceedings of Asia Test Symposium,Xi'an,2003:116-119 被引量:1
  • 8Belete Dawit,Razdan Ashutosh,Schwarz William,et al.Use of DFT techniques in speed grading a 1GHz microprocessor[C]// Proceedings of IEEE International Test Conference,Baltimore,MD,2002:1111-1119 被引量:1
  • 9Lin Xijiang,Press Ron,Rajski Janusz,et al.High-frequency,at-speed scan testing[J].IEEE Design & Test of Computers,2003,20(5):17-25 被引量:1
  • 10梁宇.实时自动测试模式生成工具在SoC设计中的应用[OL].[2004-12-01].http://www.eetchina.com/ART_8800353036_480301_ffb7a6b9200412.HTM 被引量:1

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部