期刊文献+

Design-for-Testability Features and Test Implementation of a Giga Hertz General Purpose Microprocessor 被引量:1

Design-for-Testability Features and Test Implementation of a Giga Hertz General Purpose Microprocessor
原文传递
导出
摘要 This paper describes the design-for-testability (DFT) features and low-cost testing solutions of a general purpose microprocessor. The optimized DFT features are presented in detail. A hybrid scan compression structure was executed and achieved compression ratio more than ten times. Memory built-in self-test (BIST) circuitries were designed with scan collars instead of bitmaps to reduce area overheads and to improve test and debug efficiency. The implemented DFT framework also utilized internal phase-locked loops (PLL) to provide complex at-speed test clock sequences. Since there are still limitations in this DFT design, the test strategies for this case are quite complex, with complicated automatic test pattern generation (ATPG) and debugging flow. The sample testing results are given in the paper. All the DFT methods discussed in the paper are prototypes for a high-volume manufacturing (HVM) DFT plan to meet high quality test goals as well as slow test power consumption and cost. This paper describes the design-for-testability (DFT) features and low-cost testing solutions of a general purpose microprocessor. The optimized DFT features are presented in detail. A hybrid scan compression structure was executed and achieved compression ratio more than ten times. Memory built-in self-test (BIST) circuitries were designed with scan collars instead of bitmaps to reduce area overheads and to improve test and debug efficiency. The implemented DFT framework also utilized internal phase-locked loops (PLL) to provide complex at-speed test clock sequences. Since there are still limitations in this DFT design, the test strategies for this case are quite complex, with complicated automatic test pattern generation (ATPG) and debugging flow. The sample testing results are given in the paper. All the DFT methods discussed in the paper are prototypes for a high-volume manufacturing (HVM) DFT plan to meet high quality test goals as well as slow test power consumption and cost.
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 2008年第6期1037-1046,共10页 计算机科学技术学报(英文版)
基金 This paper is supported in part by the National Natural Science Foundation of China under Grant Nos. 60633060, 60606008, 60776031, 60803031 and 90607010 in part by the National Basic Research 973 Program of China under Grant Nos. 2005CB321604 and 2005CB321605 in part by the National High Technology Research and Development 863 Program of China under Grant Nos. 2007AA01Z107, 2007AA01Z113, and 2007AA01Z476.
关键词 microprocessor design-for-testability test generation built-in self-test at-speed testing microprocessor design-for-testability, test generation, built-in self-test, at-speed testing
  • 相关文献

参考文献2

二级参考文献12

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2Gatej John,Lee Song,Pyron Carol,et al.Evaluating ATE features in terms of test escape rates and other cost of test culprits[C]//Proceedings of IEEE International Test Conference,Baltimore,MD,2002:1040-1048 被引量:1
  • 3Crouch Alfred L,Mateja Michael,McLaurin Teresa L,et al.The testability features of the 3rd generation Coldfire family of microprocessors[C]//Proceedings of IEEE International Test Conference,Atlantic City,NJ,1999:913-922 被引量:1
  • 4McLaurin Teresa L,Frederick Frank.Testability features of the MCF5407 containing the 4th generation coldfire microprocessor core[C]//Proceedings of IEEE International Test Conference,Atlantic City,NJ,2000:151-159 被引量:1
  • 5Tendolkar Nandu,Molyneaux Robert,Pyron Carol,et al.Atspeed testing of delay faults for Motorola's MPC7400,a PowerPC(TM) microprocessor[C]//Proceedings of IEEE VLSI Test Symposium,Montreal,2000:3-8 被引量:1
  • 6Haioun Eric,Renfrew Colin D,Gash Robert.At-speed scan transition and path delay testing using on-chip PLL for high frequency device and low frequency tester[OL][2006-10-27].http://www.iec.org/events/2005/euro_designcon/pdf/6-ta1.pdf 被引量:1
  • 7Beck Matthias,Barondeau Olivier,Kaibel Martin,et al.Logic design for on-chip test clock generation-implementation details and impact on delay test quality[C]//Proceedings of IEEE Design,Automation and Test in Europe,Munich,2005:56-61 被引量:1
  • 8Jayabalan Jayasanker,Goh Chee Kiang,Leong Ooi Ban,et al.PLL based high speed functional testing[C]//Proceedings of Asia Test Symposium,Xi'an,2003:116-119 被引量:1
  • 9Belete Dawit,Razdan Ashutosh,Schwarz William,et al.Use of DFT techniques in speed grading a 1GHz microprocessor[C]// Proceedings of IEEE International Test Conference,Baltimore,MD,2002:1111-1119 被引量:1
  • 10Lin Xijiang,Press Ron,Rajski Janusz,et al.High-frequency,at-speed scan testing[J].IEEE Design & Test of Computers,2003,20(5):17-25 被引量:1

共引文献16

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部