期刊文献+

Design of a DTCTGAL circuit and its application 被引量:3

Design of a DTCTGAL circuit and its application
原文传递
导出
摘要 By research on the switch-signal theory for multiple-valued logic circuits, the theory of three essential elements and the principle of adiabatic circuits, a design scheme for a double power clock ternary clocked transmission gate adiabatic logic (DTCTGAL) circuit is presented. The energy injection and recovery can be conducted by the bootstrapped NMOSFET, which makes the circuit maintain the characteristics of energy recovery as well as multiple-valued input and output. An XOR/XNOR circuit based on DTCTGAL is also presented using this design scheme. Finally, using the parameters of a TSMC 0.25μm CMOS device, PSPICE simulation results indicate that the proposed circuits have correct logic and significant low power characteristics. By research on the switch-signal theory for multiple-valued logic circuits, the theory of three essential elements and the principle of adiabatic circuits, a design scheme for a double power clock ternary clocked transmission gate adiabatic logic (DTCTGAL) circuit is presented. The energy injection and recovery can be conducted by the bootstrapped NMOSFET, which makes the circuit maintain the characteristics of energy recovery as well as multiple-valued input and output. An XOR/XNOR circuit based on DTCTGAL is also presented using this design scheme. Finally, using the parameters of a TSMC 0.25μm CMOS device, PSPICE simulation results indicate that the proposed circuits have correct logic and significant low power characteristics.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第11期103-108,共6页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China (No.60776022) the Science and Technology Fund of Zhejiang Province (No.2008C21166) the New Shoot Talents Program of Zhejiang Province (No.2008R40G2070015) the Natural Science Foundation of Ningbo (No.2009A610059)
关键词 multiple-valued logic ADIABATIC XOR/XNOR low power circuit design multiple-valued logic adiabatic XOR/XNOR low power circuit design
  • 相关文献

参考文献5

二级参考文献25

  • 1Kramer A, Denker J S, Avery S C, et al. Adiabatic computing with the 2N-2N2D logic family. IEEE Symp VLSI Circuits/Dig Tech Papers, 1994 : 25- 26. 被引量:1
  • 2Dickinson A G, Denker J S. Adiabatic dynamic logic.IEEE J Solid-State Circuits, 1995 ; 30 (3) :311 - 314. 被引量:1
  • 3Kramer A, Denker J S. 2^nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. Proc Int Syrupon Low Power Design, Dana Point, 1995 : 191-196. 被引量:1
  • 4Moon Yong. An efficient charge recovery logic circuit.IEEE of Solid-State Circuits, 1996 ; 31 (4) : 514- 522. 被引量:1
  • 5Denker John S. A review of adiabatic computing.IEEE Symposium on Low Power Electronics, 1994:94. 被引量:1
  • 6A G Dickinson, J S Denker. Adiabatic dynamic logic[J]. IEEE J.of Solid-State Circuits, 1995 ,SC-30(3) :311 - 315. 被引量:1
  • 7K W Ng, K T Lau. Low power flip-flop design on PAL-2N structure[J]. Microelectronics Journal, 2000,31 : 113 - 116. 被引量:1
  • 8WU Xunwei, M Pedram. Low-power design on sequential circuits using T flip-flops[J]. Int. J. Electronics, 2001,88(6) : 635 - 643. 被引量:1
  • 9刘百勇等.三值"阈"门和T门集成电路的实现[J].电子学报,1985,2:77-81,77. 被引量:1
  • 10Tang Z,Ishizuka O.A learning multiple-valued logic network:Algebra,algorithm,and applications.IEEE Transactions on Computers,1998,C-47(2):247-251 被引量:1

共引文献24

同被引文献99

引证文献3

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部