摘要
为了实现高速HDLC通讯协议,设计了DSP+FPGA结构的485通讯接口,接口包括DSP、FPGA、485转换等硬件电路,以及DSP与FPGA之间的数据交换程序和FPGA内部状态机;其中DSP用于实现数据控制,FPGA用于实现HDLC通讯协议,DSP与FPGA之间采用XINTF方式,通过双FIFO缓存进行数据交换。通过PCI接口连接PC机对系统进行测试,测试结果表明,系统通讯速度为1Mbps,并且工作稳定。
In order to realize the high speed HDLC communication protocol, a 485 interface with DSP ＋ FPGA is designed, the interface includes the hardware circuit of DSP, FPGA, 485 conversion, the program of data exchange, and state machine. DSP control the communication data, FPGA implement the HDLC protocol, The FPGA and DSP exchange data with two FIFO cache by XINTF interface. The system is tested by PC with PCI interface, experiments results show that the interface works stable with 1 Mbps speed.
出处
《电子测量技术》
2009年第6期137-139,共3页
Electronic Measurement Technology
