期刊文献+

基于神经MOS管的新型反相器设计

Design of Novel Inverter Based on νMOS
下载PDF
导出
摘要 通过对神经MOS管特性的研究,提出了一种阈值可控反相器的设计方案。该反相器在结构上与普通CMOS反相器相似,由一个神经MOS管和一个常规MOS管构成。利用神经MOS管阈值可控特性实现反相器的阈值控制功能。最后,采用0.25μm CMOS工艺,利用PSPICE模拟验证了所设计的电路具有正确的逻辑功能,与相同功能的常规反相器比较,该反相器功耗节省46%。 By the research on the characteristics of vMOS and the principles of multi-valued logic circuits, a novel design scheme of inverter with controllable threshold is presented. Similar to the structure of ordinary CMOS, the novel inverter is composed of a vMOS and an ordinary MOS transistor. In this proposed scheme, the controllability of the threshold of inverter is implemented by using the controllable threshold characteristic of vMOS transistor. PSPICE simulation has verified the designed circuit. By testing some function circuits, it is shown that the power savings of the designed circuit attains 46 % of that of conventional inverter.
出处 《华东理工大学学报(自然科学版)》 CAS CSCD 北大核心 2009年第3期442-446,共5页 Journal of East China University of Science and Technology
基金 国家自然科学基金(60776022) 浙江省科技计划项目(2008C21166) 浙江省新苗人才计划项目(2007R40G2070013)
关键词 神经MOS管 阈值控制 反相器 电路设计 vMOS controllable threshold inverter circuit design
  • 相关文献

参考文献7

  • 1吴训威著..多值逻辑电路设计原理[M],1994:410.
  • 2Soo Jin Park, Byoung Hee Yoon, Kwang Sub Yoon, et al. Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit[C]//34th International Symposium on Multiple-Valued Logic. Toronto, Canada: IEEE Computer Society Press, 2004: 198-203. 被引量:1
  • 3汪鹏君,郁军军,戴静,黄道.钟控神经MOS管的改进及其在多值电路中的应用[J].电路与系统学报,2006,11(3):26-29. 被引量:4
  • 4程玥,许军.神经元晶体管的研究进展[J].微电子学,2004,34(3):231-234. 被引量:6
  • 5Shen Jing, Tanno K, Ishizuka O, etal. Application of neuron- MOS to current-mode multi-valued logic circuits[C]//Proc 28th ISMVL. Fukuoka, Japan: IEEE Computer Society Press, 1998: 128-133. 被引量:1
  • 6杨媛,高勇,余宁梅.神经元MOS的特性分析[J].西安理工大学学报,2004,20(1):49-53. 被引量:3
  • 7Kang Sung-Mo, Leblebici Yusuf. CMOS Digital Integrated Circuits Analysis and Design [M]. Third Edition. Beijing, China: Publishing House of Electronics Industry, 2005: 146- 150. 被引量:1

二级参考文献46

  • 1Shibata T,Ohmi T. A functional MOS transistor featuring gate-level weighted sum and threshold operations[J].IEEE Trans on Electron Devices, 1992,39 (6) : 1444-1455. 被引量:1
  • 2Weber W,Prange S J,Thewes P,et al. On the application of the neuron MOS transistor principle for modern VLSI design [J]. IEEE Transactions on Electron Devices, 1996,43 (10) : 1700-1708. 被引量:1
  • 3Shibata T,Ohmi T. Neuron MOS voltage-mode circuit technology for multiple-valued logic[J]. IEICE TRANSE LECTRON, 1993 ,E76-C(3) : 347- 356. 被引量:1
  • 4Kontani K,Shibata T,Ohmi T. Impact of high precision processing on the functional enhancement of neuron-MOS integrated circuits[J]. IEICE Trans Electron, 1996,E97-C(3) : 407-415. 被引量:1
  • 5Shibata T,Ohmi T. Neuron MOS binary-logic integrated circuits-part I:design fundamentals and soft-hardwarelogic circuit implementation[J]. IEEE Transactions on Electron Devices, 1993,40(3):570-576. 被引量:1
  • 6Shibata T,Ohmi T. Neuron MOS binary-logic integrated circuits-part Ⅱ :simplifying techniques of circuit configuration and their practical applications[J]. IEEE Transactions on Electron Devices, 1993,40 (5) : 974- 979. 被引量:1
  • 7Ning Mei Yu,Shibata T,Ohmi T. A real-time center-of-mass tracker circuit implemented by neuron MOS technology[J]. IEEE Trans on Circuits and Systems- Ⅱ: Analog and Digital Signal Processing, 1998,45 (4) : 495- 503. 被引量:1
  • 8Ogawa K. Multiple-input neuron MOS operation amplifier for voltage-mode multi-valued full adders[J]. IEEETrans Cir Sys PtⅡ, 1998,45 (9) : 1307- 1311. 被引量:1
  • 9Kondo S,Shibata T,Ohmi T. Superior generalzation capability of hardware-learning algorithm developed for self-learning neuron-MOS neural networks[J]. Jpn J Appl Phys, 1995,34(2B):1066- 1069. 被引量:1
  • 10Shibata T,Kosaka H,Ishii H,et al. A neuron-MOS neural network using self-learning-compatible synapse circuits[J]. IEEE JSSC, 1995,20(8) : 913- 922. 被引量:1

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部