期刊文献+

钟控神经MOS管的改进及其在多值电路中的应用 被引量:4

Improvement of clock-controlled neuron MOS transistor and its application in multi-valued circuits
下载PDF
导出
摘要 首先对钟控神经MOS管进行研究,提出了相应的改进方法。然后采用此改进的钟控神经MOS管设计了一种新型多值触发器。与传统的触发器相比较,此多值触发器具有结构简单、速度快、功耗低等特点;而且无需改变电路结构就可实现不同基的多值触发器。PSPICE模拟证明了所设计的电路具有正确的逻辑功能。 The clock-controlled neuron MOS transistor is investigated firstly, and its improved technique is proposed in this paper. Then a novel multi-valued flip-flop is designed based on the improved clock-controlled neuron MOS transistor. Compared with the conventional multi-valued flip-flops, this novel multi-valued flip-flop has the characteristic of simple structure, fast speed and low power consumption etc. Moreover, it is not necessary to change the circuit structure in order to realize multi-valued flip-flops of different radixes. The simulations with PSPICE prove that the designed circuit has correct logic function.
出处 《电路与系统学报》 CSCD 北大核心 2006年第3期26-29,共4页 Journal of Circuits and Systems
基金 国家自然科学基金(60273093) 浙江省自然科学基金(Y104135) 浙江省留学回国人员启动基金 宁波大学科研基金项目(200589)
关键词 钟控神经MOS管 多值电路 电路设计 clock-controlled neuron MOS transistor multi-valued circuits circuit design
  • 相关文献

参考文献6

二级参考文献36

  • 1王守觉.多值和多阈值神经元及其网络组合与应用[J].电子学报,1996,24(5):1-6. 被引量:15
  • 2焦李成.神经网络的应用与实现[M].西安电子科技大学出版社,1995.. 被引量:51
  • 3Song H J,IEEE J Solid-State Circuits,1996年,31卷,3期,841页 被引量:1
  • 4Liu S I,IEEE Proc Circuit Devices Syst,1996年,143卷,3期,174页 被引量:1
  • 5Liu S I,Int J Electronics,1995年,3卷,79期,323页 被引量:1
  • 6Liu S I,Electron Lett,1994年,30卷,25期,2125页 被引量:1
  • 7Yang K W,Proc 36th MidwestSymposium on Circuits and Systems,(Detroit,Michigan),1993年,1212页 被引量:1
  • 8McCulloch W S, Pitts W. A logical calculus of the ideas immanent in nervous activity [J]. Bulletin of Mathematical Biophysics, 1943;5:115-133. 被引量:1
  • 9Kotain K. Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections[A]. IEDM[C]. New York, NY, USA. 1992.431-434. 被引量:1
  • 10Makoto S. Multi-input variable-threshold circuits for multi-valued logic functions [A]. Proc ISMVL'2000[C]. Portland, OR, USA. 2000. 27-32. 被引量:1

共引文献14

同被引文献22

  • 1汪鹏君,方振贤,黄道,吴训威.基于电路定量理论的五值门电路和触发器设计[J].固体电子学研究与进展,2004,24(2):200-204. 被引量:8
  • 2胡俊锋,沈继忠,姚茂群,王柏祥.多值低功耗双边沿触发器设计[J].浙江大学学报(工学版),2005,39(11):1699-1702. 被引量:9
  • 3Soo Jin Park, Byoung Hee Yoon, Kwang Sub Yoon, et al. Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit[C]//34th International Symposium on Multiple-Valued Logic. Toronto, Canada: IEEE Computer Society Press, 2004: 198-203. 被引量:1
  • 4Shen Jing, Tanno K, Ishizuka O, etal. Application of neuron- MOS to current-mode multi-valued logic circuits[C]//Proc 28th ISMVL. Fukuoka, Japan: IEEE Computer Society Press, 1998: 128-133. 被引量:1
  • 5Kang Sung-Mo, Leblebici Yusuf. CMOS Digital Integrated Circuits Analysis and Design [M]. Third Edition. Beijing, China: Publishing House of Electronics Industry, 2005: 146- 150. 被引量:1
  • 6王毓银.数宇电路逻辑设计[M].北京:高等教育出版社,2005:210-265. 被引量:1
  • 7AU R, YAMASHITA T, SHIBATA T, et al. Neuron MOS multi-valued memory technology for intelligent data processing[C]//The 41st IEEE International Solid-State Circuits Conference. San Francisco:IEEE,1994:270-271. 被引量:1
  • 8Yohei Ishikawa, Sumio Fukai. A Neuron MOS variable Logic Circuit with The Simplified Circuit Structure [A]. 2004 IEEE Asia-Paclfic Conference on Advanced System Integrated Circuits [C]. Fukuoka, Japan, 2004. 436-437. 被引量:1
  • 9Gao Ligang, Alibart Fabien, Strukov Dmitri B. Program- mable CMOS/memristor threshold logic[J. IEEE Trans- actions on Nanotechnology, 2013 (12) : 115-119. 被引量:1
  • 10Yang X, Cai L, Zhao X. Low power dual-edge triggered flip-flop structure in quantum dot cellular automata [ J. Electronics Letters, 2010, 46 (12): 825-826. 被引量:1

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部