期刊文献+

全定制电路功能模型提取的若干新算法 被引量:2

New Algorithms for Functional Model Extraction of Full Custom Circuits
下载PDF
导出
摘要 开发了一个全定制电路功能模型自动提取工具——TranSpirit,并提出了一些关键算法.其中,串并压缩算法解决了存在辅助预充管或者分叉结构情况下串并压缩不彻底的问题;动态电路提取算法只需要对上拉网络和下拉网络的逻辑进行分析,就可以准确地提取动态电路的类型和结构信息.此外,提出了一种通用的三态门分析算法,可以处理各种复杂的三态门结构.采用逐级推进的方法,实现了一种更为高效的传输管电路分析算法.实验结果表明,TranSpirit可以处理微处理器设计中的各种常用电路,具有很高的模型提取速度. This paper introduces some of the key algorithms of TranSpirit, which is a newly developed functional model extractor for full custom circuits. In the presence of secondary precharge and fork structures, the traditional parallel-serial compression algorithm can not work well. To solve this problem, we propose a novel algorithm to analyze the dynamic circuits. Our algorithm for tristate gates can handle more complex structures. In addition, a more efficient algorithm for pass transistor logic is also presented. The experimental results show that TranSpirit can handle most of the circuits used in microprocessor design and has high extraction speed.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2007年第5期628-634,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划(2004AA1Z1040)
关键词 功能模型提取 TranSpirit 串并压缩 动态电路 三态门 传输管电路 functional model extraction TranSpirit parallel-serial compression dynamic circuits tristate gates pass transistor logic
  • 相关文献

参考文献12

  • 1Pham D C,et al.Overview of the architecture circuit design and physical implementation of a first generation cell processor[J].IEEE Journal of Solid State Circuits,2006,41(1):179-196 被引量:1
  • 2Allen D H,et al.Custom circuit design as a driver of microprocessor performance[J].IBM Journal of Research Development,2000,44(6):799-822 被引量:1
  • 3Yang Lei,Shi C-J Richard.FROSTY:a fast hierarchy extractor for industrial CMOS circuits[C]//Proceedings of the International Conference on Computer-Aided Design,San Jose,2003:741-747 被引量:1
  • 4Bryant R E.Boolean analysis of MOS circuits[J].IEEE Transactions on Computer-Aided Design,1987,6(4):634 -649 被引量:1
  • 5Bryant R E.Extraction of gate level models from transistor circuits by four-valued symbolic analysis[C]//Proceedings of the International Conference on Computer-Aided Design,Santa Clara,1991:350-353 被引量:1
  • 6Kuehlmann A,Srinivasan A,et al.Verity-a formal verification program for custom CMOS circuits[J].IBM Journal of Research Development,1995,39(1/2):149-165 被引量:1
  • 7Kundu Sandip.GateMaker:a transistor to gate level model extractor for simulation automatic test pattern generation and verification[C]//Proceedings of the IEEE International Test Conference.Washington:IEEE Computer Society,1998:372-381 被引量:1
  • 8Jolly Simon,Parashkevov Atanas,et al.Automated equivalence checking of switch level circuits[C]//Proceedings of the Conference on Design Automation,New Orleans,2002:299 -304 被引量:1
  • 9Novakovsky Sasha,et al.High capacity and automatic functional extraction tool for industrial VLSI circuit designs[C]//Proceedings of the International Conference on Computer-Aided Design.New York:ACM Press,2002:520-525 被引量:1
  • 10Bose S.Automated modeling of custom cigital circuits for test[C]//Proceedings of the Conference on Design Automation and Test in Europe.Washington:IEEE Computer Society,2002:954-961 被引量:1

二级参考文献39

  • 1胡定磊,陈书明.低功耗编译技术综述[J].电子学报,2005,33(4):676-682. 被引量:11
  • 2Jennifer Eyre, Jeff Bier. The evolution of DSP processors, http://www. BDTI. com, 2000 被引量:1
  • 3DSP adapt to new challenges, http://www. BDTI.com, 2003 被引量:1
  • 4A BDTI analysis of Texas Instrument TMS320C64x. http://www. BDTI. com, 2003 被引量:1
  • 5ADSP-BF531/ADSP-BF532/ADSP-BF533 Datasheet. Analog Devices, Inc. http://www. analog.com, 2004 被引量:1
  • 6MSC8126 Reference Guide. Freescale Semiconductor, http://www. freescale.com, 2004 被引量:1
  • 7Piia Simonen, Ilkka Saastamoinen, Mika Kuulusa, et al.Advanced instruction set architectures for reducing program usage in a DSP processor. The first IEEE Int'l Workshop on Electronic Design, Test and Applications, Christchurch, New Zealand, 2002 被引量:1
  • 8Paul M Heysters, Gerard J M Smit. Mapping of DSP algorithms on the MONTIUM architecture. In: Proc. 17th Int'l Parallel and Distributed Processing Symposium. Los Alamitos, CA: IEEE Computer Society Press, 2003 被引量:1
  • 9Christopher Pretty, J Geoffrey Chase. Reconfigurable DSP's for efficient MPEG-4 video and audio decoding. The First IEEE International Workshop on Electronic Design, Test and Applications, Christchurch, New Zealand, 2002 被引量:1
  • 10Paolo Gai, Luca Abeni, Giorgio Buttazzo. Multiprocessor DSP scheduling in system on-a-chip architectures. The 14th Euromicro Conf. Real-Time Systems, Vienna, Austria, 2002 被引量:1

共引文献36

同被引文献20

  • 1陈书明,李振涛,万江华,胡定磊,郭阳,汪东,扈啸,孙书为.“银河飞腾”高性能数字信号处理器研究进展[J].计算机研究与发展,2006,43(6):993-1000. 被引量:29
  • 2McMurchie L, Sechen C. WTA :Waveforrm-Based Timing Analysis for Deep Submicron Circuits[C]//Proc of the 2002 Int'l Cord on Computer Aided Design, 2002: 625-631. 被引量:1
  • 3Chen L-C, Gupta S K, Breuer M A. A New Gate Delay Model for Simultaneous Switching and Its Applieations[C]// Proc of the 38th Design Automation Conf, 2001:289-294. 被引量:1
  • 4Chandramouli V, Sakallah K A. Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time[C]//Proc of the 32th Design Automation Conf, 1996: 617-622. 被引量:1
  • 5Kuehlmann A, Srinivasan A, Lapotin D P. Verity-A Formal Verification Program for Custom CMOS Circuits[J]. IBM Journal of Research Development, 1995, 39(1/2): 149-165. 被引量:1
  • 6Kundu S. GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification[C]//Proc of the 1998 IEEE Int 'l Test Conf, 1998: 372-381. 被引量:1
  • 7Jolly S, Parashkevov A, MeDougall T. Automated Equivalence Checking of Switch Level Circuits[C]//Proc of the 39th Design Automation Conf, 2002:299-304. 被引量:1
  • 8Novakovsky S, Shyman S, Hanna Z. High Capacity and Automatic Functional Extraction Tool for Industrial VLSI Circuit Designs[C]//Proc of the 2002 Int'l Conf on Computer Aided Design, 2002 : 520-525. 被引量:1
  • 9Rubenstein J, Penfield P, Horowitz M A. Signal Delay in RC Networks[J]. IEEE Trans on Computer Aided Design, 1983,2(7):202-211. 被引量:1
  • 10Kulshreshtha P, Palermo R, Mortazavi M, et al. TransistorLevel Timing Analysis Using Embedded Simulation [C] //Proc of the 2000 Int'l Conf on Computer Aided Design, 2000: 344-349. 被引量:1

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部