期刊文献+

面向系统功能特性的协同验证方法研究

Collaborative verification scheme for system functional properties
下载PDF
导出
摘要 为了提高芯片设计中功能验证环节的效率,提出了一种对系统的功能特性归类划分、自动选择适合的验证技术的协同验证方法,构建了多种验证技术之间无缝协作的平台。该协同验证方法所依据的策略是:特定的功能特性采用特定的验证技术更有效。因此,利用不同验证技术的互补验证能力,可提高验证效率。协同验证平台的实现是基于从控制数据流图得到的细化模型,该细化模型采用了包括特性分组、变量重排、结构细化等模型优化技术,以提高验证速度。根据在ITC99上的验证,证明了该协同验证方法的有效性和实用性。 To improve functional verification efficiency in large--scale circuit designs, a novel collaborative verification scheme was proposed and seamless collaboration platform for various verification technologies was constructed. Through this scheme, system functions were verified by adaptively selecting appropriate techniques according to classified functional properties. Therefore, the overall verification scale could be effectively reduced by selecting the most suitable verification method and special optimization techniques for different parts of the design. The collaborative process was performed on a refined model extracted from Control Data Flow Graph (CDFG) by using special optimization techniques such as property grouping, variable reordering and model--refining. The validity and practicalitv of this collaborative scheme were checked by the experiments on ITC99 benchmarks.
出处 《计算机集成制造系统》 EI CSCD 北大核心 2005年第12期1732-1737,1796,共7页 Computer Integrated Manufacturing Systems
基金 国家自然科学基金资助项目(60203020 60273011) 国家863/CIMS主题资助项目(2003AA115110)~~
关键词 特性 验证 模拟 模型检验 协同验证 数据控制流图 property verification simulation model checking collaborative verification control data flow graph
  • 相关文献

参考文献14

  • 1MALINIAK D.Assertion-based verification smoothes the road to IP reuse[EB/OL].http://www.eleccdesign.com/Articles/Index.cfm? AD = 1 & ArtideID = 2748,Electronic Design Technology Report:2748,2002-09-15. 被引量:1
  • 2VERITABLE Inc..Formal validation manual[EB/OL].http://www.veritable.com,2003-06. 被引量:1
  • 3SCHUTTEN R,FITZPATRICK T.Design for verification-blueprint for productivity and product quality[EB/OL].http://www.synopsys.com/products/simulation/dfv_ wp.html,2003-12. 被引量:1
  • 4STARC.Call for technology innovation for efficient SoC design[EB/OL].http://www.starc.or.jp/kaihatu/ipgr/drlib/images/dr100e.pdf,2001-08-23. 被引量:1
  • 5CLARKE E M,GRUMBERG J O,PELED D A.Model checking[M].MA,USA:MIT Press,1999. 被引量:1
  • 6ALBIN K.Nuts and bolts of core and SO( verification[A].Proceedings of 38th DAC[C].Las Vegas,NV,USA:SIGDA,2001.249-252. 被引量:1
  • 7李文,王恒才,唐志敏.一种CPU芯片硬件验证调试平台的设计与实现[J].计算机研究与发展,2003,40(6):884-888. 被引量:11
  • 8BURCH J R,CLARKE E M,MCMILLAN K L,et al.Symbolic model checking 10E20 states and beyond[A].Proceedings of 5th Annual IEEE Symposium on Logic in Computer Science[C].Philadelphia,PA,USA:IEEE Computer Society Press,1990.428-439. 被引量:1
  • 9GANAI M,AZIZ A,KUEHLMAN A.Enhancing simulation with BDDs and ATPG[A].Proceedings of 36th DAC[C].New Orleans,ME,USA:SIGDA,1999.385-390. 被引量:1
  • 10HO P H,SHIPLE T R,HARER K,et al.Smart simulation using collaborative formal and simulation engines[A].Proceedings of ICCAD 2000 [C].Piscataway,NJ,USA:IEEE Press,2000.120-126. 被引量:1

二级参考文献1

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部