期刊文献+

减少多种子内建自测试方法硬件开销的有效途径 被引量:10

Effective Measures to Reduce Hardware Overhead on Multiseeding BIST
下载PDF
导出
摘要 提出一个基于重复播种的新颖的BIST方案 ,该方案使用侦测随机向量难测故障的测试向量作为种子 ,并利用种子产生过程中剩余的随意位进行存储压缩 ;通过最小化种子的测试序列以减少测试施加时间 实验表明 ,该方案需要外加硬件少 ,测试施加时间较短 ,故障覆盖率高 ,近似等于所依赖的ATPG工具的故障覆盖率 在扼要回顾常见的确定性BIST方案的基础上 ,着重介绍了文中的压缩存储硬件的方法。 This paper presents a novel build in self test (BIST) approach by reseeding an LFSR It adopts test patterns used to detect random pattern resistant faults as its seeds Don't care bits in those seeds, which are remained during the process of test pattern generation by an automatic test pattern generator (ATPG) tool, are utilized to reduce the size of storage of a seed array Experimental results show that the proposed approach is able to achieve higher fault coverage, which is approximately equal to the one of an ATPG on which the approach depends, and needs less additional hardware overhead for synthesis, and consumes less time for test pattern application After a brief review of those typical deterministic BIST schemes, this paper mainly introduces its scheme of storage compression, synthesis methodology, and experimental results
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2003年第6期662-666,672,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金 ( 60 173 0 42 )资助
关键词 存储压缩 故障覆盖率 寄存器 集成电路 电路测试 多种子内建自测试 linear feedback shift register seed random pattern resistant fault don't care bit
  • 相关文献

参考文献8

  • 1Schotten C, Myer H. Test-point insertion for an area-efficient BIST[A]. In: Proceedings of International Test Conference, Washington D C, 1995. 515~523 被引量:1
  • 2Pomeranz I, Reddy S M. 3-Weight Pseudo-random test generation Based on a deterministic test set for combinational and sequential circuits[J]. IEEE Transactions on CAD, 1993, 12(9): 1050~1058 被引量:1
  • 3Pateras S, Pajski J. Cube-contained random patterns and their application to the complete testing of synthesized multi-level circuits[A]. In: Proceedings of International Test Conference, Nashville, TN, 1991. 473~482 被引量:1
  • 4Akers S B, Jansz W. Test set embedding in a built-in self-test environment[A]. In: Proceedings of International Test Conference, Washington D C, 1989. 257~263 被引量:1
  • 5Dufaza C, Viallon H, Chevalier C. BIST hardware generator for mixed test scheme[A]. In: Proceedings of European Design and Test Conference, Paris, 1995. 424~430 被引量:1
  • 6Chen C, Gupta S K. A methodology to design efficient BIST test pattern generators[A]. In: Proceedings of International Test Conference, Washington D C, 1995. 814~823 被引量:1
  • 7Koenemann B. LFSR-coded test patterns for scan designs[A]. In: Proceedings of European Test Conference, Munchen, 1991. 237~242 被引量:1
  • 8李忠诚..测试产生算法研究及其实现[D].中国科学院计算技术研究所,1991:

同被引文献64

引证文献10

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部