期刊文献+

基于动态覆盖率提高门槛值的种子计算方法

A Seed-Calculation Method on Dynamic Coverage Improvement Threshold
下载PDF
导出
摘要 为了向可重复播种的LFSR结构提供种子,提出一种基于动态覆盖率提高门槛值(Dynamic Coverage Im-provement Threshold,DCIT)的种子计算方法.使用该方法计算得到的种子进行重复播种,能够截断对提高故障覆盖率效率低的测试码序列.每个种子可以得到长度固定的伪随机测试序列.以ISCAS85基准电路实验结果表明,该方案能够在不降低故障覆盖率的前提下,减少测试矢量长度、缩短测试时间和降低测试功耗. This paper presents a new approach which can supplies the seeds for the linear feedback shift register (LFSR) reseeding on the dynamic coverage improvement threshold (DCIT). The method is simple and effective, After reseeding with the seeds which are calculated by this way, the ineffective pseudo-random test vector sequence will be truncated. Every seed produces the same length pseudo-random test patterns. The experiments on ISCAS85 benchmark circuits demonstrate that the scheme can reduce the test patterns length, shorten the test time and decline the test power consumption.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第8期164-167,共4页 Microelectronics & Computer
关键词 动态CIT 线性反馈移位寄存的器 种子 故障覆盖率 dynamic CIT LFSR seeds fault coverage
  • 相关文献

参考文献7

二级参考文献19

  • 1ChihAng C, Sandeep K G. BIST Test Pattern Generators for Two-pattern Testing-theory and Design Algorithms. IEEE Trans. on Computer, March 1996,45(3):1050~1058. 被引量:1
  • 2Savir J, Patil S. Broad-side Delay Test. IEEE Trans. on Computer Aided Design, August 1994,13(8): 1057~1064. 被引量:1
  • 3J Rajski, J Tyszer, N Zacharia. Test Data Decompression for Multiple Scan Design with Boundary Scan. IEEE Trans,on Computers, Nov. 1998,47(11): 1188~1200. 被引量:1
  • 4Chiusano S, Prijetto P,Wunderlich H J. Non-Intrusive BIST for Systems-on-a-Chip. Proceedings of International Test Conference, Oct. 2000: 644~651. 被引量:1
  • 5Fagot C, Gascuel, O, Girard P, et al. A Ring Architecture Strategy for BIST Test Pattern Generation. Proc. of ATS'98,Dec. 1998: 418~423. 被引量:1
  • 6Bai X, Dey S,Rajski J. Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects. Proceedings on 37th Design Automation Conference, 2000: 619~624. 被引量:1
  • 7L H Tong, Suzuki K, Ito H. Optimal Seed Generation for Delay Fault Detection BIST. Proc. of the 1 1th Asian Test Symposium, Nov. 2002:116~121. 被引量:1
  • 8Akers S B, Jansz W. Test set embedding in a built-in self-test environment[A]. In: Proceedings of International Test Conference, Washington D C, 1989. 257~263 被引量:1
  • 9Dufaza C, Viallon H, Chevalier C. BIST hardware generator for mixed test scheme[A]. In: Proceedings of European Design and Test Conference, Paris, 1995. 424~430 被引量:1
  • 10Chen C, Gupta S K. A methodology to design efficient BIST test pattern generators[A]. In: Proceedings of International Test Conference, Washington D C, 1995. 814~823 被引量:1

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部