期刊文献+

一种超宽带频率综合器电路的设计与实现 被引量:1

Design and Implementation of an Ultra-Wide Band Frequency Synthesizer Circuit
下载PDF
导出
摘要 基于超宽带射频(RF)收发电路的应用,设计了一种正交输出的超宽带、全集成并且可重构的频率综合器,可适用于25 MHz~12 GHz工作频段的射频接收、发射电路中射频信号的上变频和下变频处理。采用电荷泵频率综合器作为整体实现架构,使用双核压控振荡器(VCO)覆盖频率范围,利用多级级联本振信号生成技术产生本振信号,实现了适用于多频段一体化通信、雷达无线电跳频、软件定义无线电的频率综合器。采用CMOS工艺进行了设计仿真和流片,芯片尺寸为0.658 mm×1.2 mm。测试结果表明,12 GHz相位噪声不大于-85 dBc/Hz@100 kHz offset,电路典型总功耗为203 mW。 Based on the application of ultra-wide band radio frequency(RF)transceiver circuit,an ultra-wide band,fully integrated and reconfigurable frequency synthesizer with orthogonal output is designed,which is suitable for the up-conversion and down-conversion processing of RF signals in the RF transmition and RF transceiver in the working frequency ranged from 25 MHz to 12 GHz.Using a charge pump frequency synthesizer as the overall implementation architecture,a dual-core voltage controlled oscillator(VCO)to cover the frequency range,and a multistage cascade local oscillator signal generation technology to generate local oscillator signal,a frequency synthesizer applied to multi band integrated communication,radar RF hopping and software-defined radio is realized.The CMOS process is used for design simulation and tape-out,and the final die size is 0.658 mm×1.2 mm.Test results show that the phase noise at 12 GHz is less than-85 dBc/Hz@100 kHz offset,and the typical total power consumption of the circuit is 203 mW.
作者 赵建欣 廖春连 ZHAO Jianxin;LIAO Chunlian(China Electronics Technology Group Corporation No.54 Research Institute,Shijiazhuang 050081,China)
出处 《电子与封装》 2022年第7期38-43,共6页 Electronics & Packaging
关键词 频率综合器 超宽带 双核压控振荡器 CMOS工艺 frequency synthesizer ultra-wide band dual-core VCO CMOS process
  • 相关文献

参考文献11

二级参考文献46

共引文献17

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部