期刊文献+

一种可重构多核系统的仿真加速方案

An acceleration scheme for reconfigurable multi-core system
下载PDF
导出
摘要 针对可重构多核系统多任务仿真耗时长、并发性差的问题,提供了一种分层的、以资源请求异步响应为特点的松耦合多精度多线程系统建模方案.采用此方案的系统模型在任务仿真时,不仅能够提供寄存器级的实时数据反馈,同时也具有优异的任务并发性能.实验显示,相对于传统上位机软件数据收集和计算,该模拟器周期预测相对误差小于3%,模拟计算相对误差小于2e-5,仿真耗时最大缩短73.52%;在启用任务异步响应优化后,任务并行度平均提升28.21%.该设计在硬件目标系统的快速性能评估方面具有良好的实用价值. This paper provides a layered,loosely coupled,multi-precision,multi-threaded system modeling for solving the problem of time-consuming of multi-task simulation and poor concurrency in reconfigurable multi-core system.The system model using this scheme can not only provide register-level real-time data feedback during task simulation,but also have excellent task concurrency performance.Experiments show that,compared with the data collection and calculation of traditional host computer software,the relative error of the simulator′s period prediction is less than 3%,the relative error of simulation calculation is less than 2e-5,and the simulation time is shortened by a maximum of 73.52%;after enabling the task asynchronous response optimization,Task parallelism increased by an average of 28.21%.The design has good practical value in the rapid performance evaluation of the hardware target system.
作者 牛云鹏 张多利 唐旭 宋宇鲲 NIU Yun-peng;ZHANG Duo-li;TANG Xu;SONG Yu-kun(Hefei University of Technology Institute of VLSI Design,Hefei 230601,Anhui,China;IC Design Web-cooperation Research Center of MOE,Hefei 230601,Anhui,China)
出处 《微电子学与计算机》 2021年第2期19-24,共6页 Microelectronics & Computer
基金 国家自然科学基金(61874156) 国家重点研发计划(2018YFB2202604)。
关键词 多核系统 多线程建模 验证加速 性能评估 multi-core system multi-thread modeling simulation acceleration performance evaluation
  • 相关文献

参考文献4

二级参考文献29

  • 1杨光,冉峰.单片机汇编器的设计与实现[J].微计算机应用,2005,26(2):231-233. 被引量:5
  • 2Yamawaki A, Iwane M, et al. Coherence Maintenances to Realize an Efficient Parallel Processing for a Cache Memory with Synchronization on a Chip-Multiproeessor[C]//Proc of ISPAN' 05,2005:324-333. 被引量:1
  • 3Zhang M, Asanovie K. Victim Replication:Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors[C]// Proc of the 32nd International Symposium on Computer Architecture, 2005 : 336-345. 被引量:1
  • 4Kistler M, Perrone M, Petrini F. Cell Multiprocessor Corn munication Network: Built for Speed [J]. IEEE Micro, 2006,26(3): 10-23. 被引量:1
  • 5Kahle J A, Day M N,Hofstee H P,et al. Introduction to the Cell multiprocessor[J]. IBM Journal of Research and Development, 2005,49(4/5) :589-604. 被引量:1
  • 6Renau J, et al. SESC: Cycle Accurate Architecture Simulator[EB/OL]. [2005-08-21]. http://sese.sourceforge. net. 被引量:1
  • 7Binkert N L, Dreslinski R G, Hsu L R, et al. The M5 Simulator: Modeling Networked Systems[J]. IEEE Micro, 2006, 26(4):52-60. 被引量:1
  • 8Bohrer P, Peterson J, Elnozahy M, et al. Mambo: A Full System Simulator for the PowerPC Architecture[J]. ACM SIGMETRICS Performance Evaluation Review, 2004,31 (4):8-12. 被引量:1
  • 9Magnusson P S, Cbristensson M, Eskilson J, et al. Simics: A Full System Simulation Platform[J]. IEEE Computer, 2002, 35(2):50-58. 被引量:1
  • 10Veenstra J E, Flowler R J. MINT: A Front End for Efficient Simulation of Shared Memory Multiprocessors[C]// Proc of MASCOTS' 94,1994: 201-207. 被引量:1

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部