期刊文献+

可重定向的定制指令集处理器(ASIP)仿真技术研究 被引量:1

Research on Technique of Retargetable Simulation for Application Specific Instruction Set Processor
下载PDF
导出
摘要 可重定向的定制指令集处理器(ASIP)仿真技术能够提高软硬件开发的协同程度,缩短ASIP的上市时间,是目前ASIP设计方法领域的研究热点之一。提出了一套基于ASIP模型(xpMODEL)的可重定向仿真技术,xpMODEL是一个具有三层架构的ASIP仿真模型,该模型以指令为核心,在支持ASIP的复杂流水机制、多层次并行、专有硬件等特点的同时,能够保证体系结构层精确的仿真。根据xpMODEL的三层架构,仿真器对指令的行为和微结构的操作进行了仿真,并利用ASAP的策略控制xpMODEL中指令的调度与操作时序的仿真,从而实现了仿真器的可重定向性。基于xpMODEL的可重定向仿真技术在支持仿真的精度、仿真复杂度和可重定向性实现的复杂度方面都优于现有可重定向仿真技术,具有广阔的应用前景。 Technique of retargetable simulation for Application Specific Instruction Set Processor (ASIP) can improve the parallelism of HW/SW design, A novel retargetable simulation method was proposed based on ASIP model, xpMODEL. xpMODEL is an ASIP simulation model which is of three-level structure. It takes instruction as design core, and supports the description of complex pipelining, different processing levels and specific hardware, Furthermore, it can ensure the accurate simulation of architecture. According to the structure of xpMODEL, simulator can simulate the instruction behavior and micro-architecture operation, It also implements the simulation of instruction scheduling and operation timing based on ASAP strategy, thus ensures retargetability of simulation, The techniques are superior to existed ones in simulation accuracy, simulation complexity and the implementation complexity of retargetability.
出处 《系统仿真学报》 EI CAS CSCD 北大核心 2007年第6期1249-1255,共7页 Journal of System Simulation
基金 国家自然科学基金(60273042) 高等学校博士学科点专项科研基金(20050358040)
关键词 定制指令集处理器 仿真 可重定向 仿真模型 ASIP simulation retargetablility simulate-mode
  • 相关文献

参考文献17

  • 1Paulin P.What is the Next EDA Driver[C]//Proceedings of the 39th conference on Design automationNew York:ACM Press,2002,652-652. 被引量:1
  • 2KeutzeKr,Malik S,Newton A Richard.Form ASIC to ASIP:The Next Design Discontinuity[C]//Proceedings of the 2002 IEEE international Conference on Computer Design (ICCD'02) Washington:IEEE Computer Science Press,2002. 被引量:1
  • 3王雷,王旭,李巍.计算机仿真系统生成工具SIMS的设计与实现[J].系统仿真学报,2005,17(6):1392-1395. 被引量:2
  • 4Frddricks M.The nML machine description formalism.Technical Report 1991/15[R].Fachbereich Informatik,TU Berlin,1991. 被引量:1
  • 5Hadjiyiannis G,Hanono S,Devadas S.ISDL:An instruction set description language for retargetability[C]//Proc.Of 34th Design Automation Conf.,pages 299-302,1997. 被引量:1
  • 6Halambi Ashok,Grun Peter,Ganesh Vijay,Khare Asheesh,Dutt Nikil,Nicolau Alex.EXPRESSION:A Language for Architecture Exploration through Compiler/Simulator Retargetability".Design,Automation and Test in Europe (DATE '99)[C]//March 09-12,1999 Munich,Germany. 被引量:1
  • 7Pees Stefan,Hoffmann Andreas,Zivojnovic Vojin,Meyr Heinrich.LISA --Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures.Design Automation Conference[C]//New Orleans,LA,USA,1999. 被引量:1
  • 8Bashford S,Bicker U,Harking B,Leupers R,Marwedel P,Neumann A,Voggenauer D.The MIMOLA Language Version 4.1[R].University of Dortmund,1994. 被引量:1
  • 9Gyllenhaal J C,Hwu W W,Rau B R.Optimization of machine descriptions for efficient use.[J].Int Journal of Parallel Programming (S0885-7458),1998,26(4):417-447. 被引量:1
  • 10Patterson D A,Hennessy J L.Computer Architecture:A Quantitative Approach[M].Morgan Kaufmann Publisher,1996. 被引量:1

二级参考文献26

  • 1Alois F. Parallel and Distributed Simulation of Discrete Event Systems.In:Parallel and Distributed Computing Handbook[C],New York:McGraw-Hill, 1996 被引量:1
  • 2Robert Cmelik and David Keppel. Shade: A Fast Instruction Set Simulator for Execution Profiling [J]. Performance Evaluation Review, 1994, 22(1): 128-137. 被引量:1
  • 3Mendel Rosenblum, Edouard Bugnion, Scott Devine, and Steve Herrod. Using the SimOS Machine Simulator to Study Complex Computer Systems [A]. In ACM TOMACS Special Issue on Comouter Simulation, 1997. 被引量:1
  • 4Mendel Rosenblum, Stephen A. Herrod, Emmett Witchel, and Anoop Gupta. Complete Computer Simulation: The SimOS Approach [A].In IEEE Parallel and Distributed Technology, Fall 1995. 被引量:1
  • 5P Magnusson, F Dahlgrent, H Grahn, M Karlsson, F Larsson, F Lundholm, A Moestedt, J Nilsson, P Stenstrom, BWerner.SimICS/sun4m: A Virtual Workstation [A]. Proceedings of the 1998 Usenix Annual Technical Conference, 1998. 被引量:1
  • 6Fredrik Larsson, Peter Magnusson, Bengt Wemer. SimGen:Development of Efficient Instruction Set Simulators [R]. SICS Research Report, 1997. 被引量:1
  • 7Sun Microsystems. The SPARC^TM Architecture Manual [M]. 1987. 被引量:1
  • 8王晓红.[D].北京航空航天大学,2001. 被引量:1
  • 9王旭.计算机指令集仿真器自动生成技术文档[Z]..技术报告[C].北京航空航天大学,2001.. 被引量:1
  • 10Digital Equipment Corporation. PDP11 04/34/45/55/60 Processor Handbook [M]. 1978. 被引量:1

共引文献2

同被引文献24

  • 1Bousias K, Hasasneh N, Jesshope C. Instruction Level Parallelism through Microthreading~A Scalable Approach to Chip Multiprocessors [J]. The Computer Journal (S0010-4620), 2006, 49(2): 211-233. 被引量:1
  • 2Chang M, Lai F. Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme [J]. IEEE Transactions on Computers (S0018-9340), 1996, 45(3): 278-293. 被引量:1
  • 3Zhong H, Mehrara M. Uncovering Hidden Loop Level Parallelism in Sequential Applications [C]//The 14th International Symposium on High-Performance Computer Architecture (HPCA) (S1530-0897), Salt Lake City, USA. USA: IEEE Press, 2008: 290-301. 被引量:1
  • 4Gschwind M. The Cell Broadband Engine: Exploiting multiple levels of parallelism in a chip multiprocessor [J]. International Journal of Parallel Programming (S0885-7458), 2007, 35(3): 233-262. 被引量:1
  • 5Yu A. The future of microprocessors [J]. IEEE Micro (S0272-1732), 1996, 16(6): 46-53. 被引量:1
  • 6Asanovic K, Bodik R, Catanzaro B C. The Landscape of Parallel Computing Research: A View from Berkeley [EB/OL]. (2006-12-18) [2009-12-03]. www.eecs.berkeley, edu/Pubs/TechRpts/2006/EECS- 2006- 183. html. 被引量:1
  • 7Woo S C, Ohara M, Torrie E, et al. The SPLASH-2 Programs: Characterization and Methodological Considerations [C]// Proceedings of the 22nd International Symposium on Computer Architecture (S1063-6897), Santa Margherita Ligure, Italy. USA: IEEE Press, June 1995: 24-36. 被引量:1
  • 8Venetis I E, Gao G R. Optimizing the LU Benchmark for the Cyclops-64 Architecture [R]. USA: CAPSL Technical Memo 75, University o f Delaware, 2007:3 - 10. 被引量:1
  • 9Petitet A, Whaley R C, Dongarra J, et al. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers [EB/OL]. (2008-9-10) [2009-12-03]. http://www.netlib.org/benchmark/hpl. 被引量:1
  • 10Yeager K. The MIPS R10000 Superscalar Microprocessor [J]. IEEE Micro (S0272-t732), 1996, 16(2): 28-41. 被引量:1

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部