期刊文献+

基于FPGA的高精度时间数字转换电路设计 被引量:8

Design of Double-Chain Three-Route Time-to-Digital Converter Based on FPGA
原文传递
导出
摘要 时间数字转换电路(TDC)的分辨率、线性度、温度适应范围等参数指标直接影响着激光雷达系统的测距精度和成像清晰度.基于Xilinx Artix-7系列28 nm工艺的现场可编程门阵列(FPGA)芯片,设计了一种以进位链为延时单元的高分辨率双链三路TDC.该TDC可打破延时单元的分辨率限制,细分进位链中的宽码,具有低成本、高分辨率的优势.设计了流水线编码电路,以提高逻辑单元的使用效率,采用码密度方案逐一确定bin宽的精确值和等效分辨率.调用FPGA中赛灵思的特殊模数转换器(XADC)模块测量芯片温度,进而转换为温度校准系数,修正测量值.常温(27℃)下的等效bin宽为5.63 ps,方均根测量数值为11.7 ps,电路可在5~85℃温度范围内完成温度补偿.相比于六链延时线TDC,双链三路TDC具有相近的指标参数,并使FPGA逻辑资源使用降低约43.1%,芯片功耗降低约36.8%. The ranging accuracy and image sharpness of radar system are directly related to parameters of time-to-digital converter( TDC),including measurement resolution,linearity,temperature adaptability and so on. A double-chain three-route TDC with high-resolution is designed based on Xilinx 28 nm Artix-7 field programmable gate array( FPGA),which could break the resolution limitation of the single delay tap and effectively subdivide the wide tap. The structure offers significant advantages of low cost and high resolution. The pipeline encoders are designed to economize logic cells. The code density scheme is used to determine the exact value of the bin width one by one and the equivalent resolution. The chip temperature is determined according to the xilinx analog to digital converter module in the FPGA and the temperature calibration coefficient could be obtained to correct the measurement value. Parameter indexes of the TDCs included 5. 63 ps equivalent bin width and 11. 7 ps root mean square resolution under normal temperature. The compensation is finished in the circuit in the range from 5 ℃ to 85 ℃ . Compared with the six-chain delay line TDC,the double-chain three-route TDC has the similar index,which reduces the utilization of logic resources of the FPGA by up to 43. 1% and cuts power consumption by up to 36. 8% respectively.
作者 戴庆达 叶茂 DAI Qing-da;YE Mao(The School of Microelectronics,Tianjin University,Tianjin 300072,China;Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology,Tianjin 300072,China)
出处 《北京邮电大学学报》 EI CAS CSCD 北大核心 2020年第4期88-94,共7页 Journal of Beijing University of Posts and Telecommunications
基金 天津市新一代人工智能科技重大专项项目(18ZXZNGX00230)。
关键词 现场可编程门阵列 双链三路时间数字转换电路 流水线编码器 码密度方案 温度补偿 field programmable gate array double-chain three-route time-to-digital converter pipeline encoder code density scheme temperature compensation
  • 相关文献

参考文献2

二级参考文献20

  • 1ALOISIO A, BRANCHINI P, CICALESE R, et al. FPGA implementation of a high-resolution time-to- digital converter[C]//IEEE Nuclear Science Symposium Conference Record.. Nuclear Science Symposiurr Honolulu, HI: IEEE Press, 2007(1). 504-507. 被引量:1
  • 2FAVI C, CHARBON E. A 17 ps time-to-digital converter implemented in 65nm FPGA technology[C]// ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Monterey, California, USA.. ACM, 2009.. 113-120. 被引量:1
  • 3LEE M, ABIDI A A. A 9-b, 1.25-ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue [J]. IEEE J of Solid-State Circuits, 2007,43(4) : 769-777. 被引量:1
  • 4SZPLET R, KALISZ J, SZYMANOWSKI R. Interpolating time counter with 100 ps resolution on a single FPGA device [J]- IEEE Transactions on Instrumentation and Measurement, 2000, 49 ( 4 ) : 879-883. 被引量:1
  • 5ANDALOUSSI M S, BOUKADOUM M, ABOULHAMID E. A novel time-to-digital converter with 150 ps time resolution and 2. 5 ns pulse-pair resolution [C] // International Conference on Microelectronics. Nis, Yugoslavia: IEEE Press, 2002: 123-126. 被引量:1
  • 6WU J, SHI Z, WANG I Y. Firmware-only implementation of time-to-digital converter (TDC) in Field- Programmable Gate Array (FPGA) [C]//IEEE Nuclear Science Symposium Conference Record. Norfolk, Virginia, USA: IEEE Press, 2003(1): 177-181. 被引量:1
  • 7XIE D K, ZHANG O C, QI G S, et al. Cascading delay line time-to-digital converter with 75 ps resolutionand a reduced number of delay cells [J]. Review of Scientific Instruments, 2005, 76 (1): 14701-14703. 被引量:1
  • 8ALOISIO A, BRANCHINI P, GIORDANO R, et al. High-precision time-to-digital converter in a FPGA device [C]//IEEE Nuclear Science Symposium Conference Record Nuclear Science Symposium. Orlando, Florida, USA: IEEE Press, 2009: 283-286. 被引量:1
  • 9康晓文,刘亚强,崔均健,杨章灿,金永杰.基于FPGA进位链TDC延时模型的建立与性能测试[J].核电子学与探测技术,2011,31(3):267-273. 被引量:7
  • 10霍强,张靖.用于符合测量的多通道符合计数器[J].量子光学学报,2011,17(2):135-140. 被引量:7

共引文献9

同被引文献56

引证文献8

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部