期刊文献+

中压变流器复合结构快速锁相环设计 被引量:2

Design of Fast Phase-locked Loop for Medium Voltage Converter Hybrid Structure
下载PDF
导出
摘要 针对中压变流器在短时电网电压跌落时出现的同步故障导致停机的问题,设计了两种复合结构的快速锁相环方案。第一种方案适用于当变流器系统因为电网电压跌落完全失去同步时的工况,即是一种低电压穿越时序控制,可避免电容放电,并最小化系统恢复时间。第二种方案可防止同步故障,即在电压跌落结束后快速恢复变流器运行。两种方案均使用了单输入模糊逻辑控制器来实现,以获得较快的动态响应。利用硬件在环实时仿真实验平台对控制策略进行了测试。实验结果表明,两种方案均能有效提高锁相速度并避免短时电网电压跌落导致的设备保护停机。 Aiming at the problem of three-level neutral-point clamped medium voltage converter shutdown caused by synchronization fault in short-term power grid voltage dip,the two kinds of hybrid structure fast phaselocked loop scheme were designed.The first scheme could deal with the converter system lost synchronization completely due to the voltage dip of the power grid and it was a low voltage ride-through process control that could avoid capacitor discharge and minimize system recovery time.The second scheme could prevent synchronization faults and restore converter operation quickly after voltage dip.Both solutions were implemented using a single-input fuzzy logic controller for faster dynamic response.The control strategy was tested using a hardware-in-the-loop realtime simulation experimental platform.The experimental results show that both schemes can effectively improve the phase-locking speed and avoid equipment protection shutdown caused by short-term grid voltage dip.
作者 程海玉 张礼兵 CHENG Haiyu;ZHANG Libing(Nanhu College,Jiaxing University,Jiaxing 314001,Zhejiang,China;College of Mechanical and Electrical Engineering,Jiaxing University,Jiaxing 314001,Zhejiang,China)
出处 《电气传动》 北大核心 2020年第5期48-54,共7页 Electric Drive
基金 浙江省基础公益研究计划资助项目(LGG18E050016)。
关键词 锁相环 中压变流器 模糊逻辑 故障穿越 phase-locked loop medium voltage converter fuzzy logic fault ride through
  • 相关文献

参考文献13

二级参考文献124

  • 1赵德玉,王岩,张文海.应用ATV71变频器有效解决给粉机变频器低电压跳闸问题[J].变频器世界,2006(12):68-71. 被引量:6
  • 2袁旭峰,程时杰,文劲宇.改进瞬时对称分量法及其在正负序电量检测中的应用[J].中国电机工程学报,2008,28(1):52-58. 被引量:130
  • 3Chong H N,Ran L,Bumby J.Unbalanced-grid-fault ride-through control for wind turbine inverter[J].IEEE Transactions on Industry Applications,2008,43(3):845-856. 被引量:1
  • 4Ghartemani M K,Khajehoddin S A,Jain P K,et al.Problems of startup and phase jumps in PLL systems[J].IEEE Transactions on Power Electronics,2012,27(4):1830-1838. 被引量:1
  • 5Svensson J,Bongiorno M,Sannino A.Practical implementation of delayed cancellation method for phase sequence separation[J].IEEE Transactions on Power Delivery,2007,22(1):18-26. 被引量:1
  • 6Rodrigue P,Pou J,Bergas J,et al.Decoupled double synchronous reference frame PLL for power converters control[J].IEEE Transactions on Power Electronics,2007,22(2):584-592. 被引量:1
  • 7Brenna M,Lzlazaroiu G,Superti-Furga G,et al.Bidirectional front end converter for DG with disturbance insensitivity an islanding detection capability[J].IEEE Transactions on Power Delivery,2008.23(2):907-914. 被引量:1
  • 8Rodriguez P,Teodorescu R,Candela I,et al.New positive-sequence voltage detector for grid-synchronization of power converters under faulty grid conditions[C]//Power Electronics Specialists Conference.Jeju,Korea:IEEE,2006:1-7. 被引量:1
  • 9Saccomando G,Svensson J.Transient operation of grid-connected voltage source converter under unbalanced voltage conditions[C]//IEEE Industry Applications Conference,36th IAS Annual Meeting.Chicago,USA:IEEE,2001:2419-2424. 被引量:1
  • 10Freijedo F,Doval-Gandoy J,Lopez O,et al.A generic open-loop algorithm for three-phase grid voltage/current synchronization with particular reference to phase,frequency and amplitude estimation[J].IEEE Transactions on Power Delivery,2009,24(1):94-107. 被引量:1

共引文献87

同被引文献20

引证文献2

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部