期刊文献+

雷达FPGA软件测试技术研究与实现 被引量:4

Research and Application of Radar FPGA Software Testing Technology
下载PDF
导出
摘要 在软件测试技术的基础上针对FPGA特点进行了改进,归纳出雷达FPGA软件的测试过程,重点阐述了雷达FPGA软件测试设计与实现的过程.研究并制定了符合雷达FPGA软件的编码规范、测试规范,同时在实际项目中试点验证,实现持续改进,及早及时地发现和关闭FPGA设计开发过程中存在的缺陷,提高了FPGA软件的编写质量和系统的可靠性. On the basis of software testing technology, the characteristics of FPGA is improved in this paper. The testing process of radar FPGA software is inducted. The article is focused on the process of radar FPGA software testing design and implementation. The coding and test standards of satisfying radar FPGA software is researched and established. At the same time focuses the proposed standards are verified to realize continuous improvement. Early discovering and closuring the defects of FPGA in the development Process, which can improve the writing quality of FPGA software and the reliability of system.
作者 申春妮 SHEN Chunni(Nanjing Research Institute of Electronics Technology, Nanjing 210039, China)
出处 《测试技术学报》 2019年第2期160-164,171,共6页 Journal of Test and Measurement Technology
关键词 现场可编程门阵列 硬件描述语言 软件测试 雷达软件 测试规范 FPGA HDL software testing radar software test specification
  • 相关文献

参考文献4

二级参考文献127

  • 1樊庆林,吴建国.提高软件测试效率的方法研究[J].计算机技术与发展,2006,16(10):52-54. 被引量:19
  • 2高慧英.软件测试管理及其工程应用[J].计算机与数字工程,2007,35(1):147-149. 被引量:9
  • 3Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156. 被引量:1
  • 4Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158. 被引量:1
  • 5Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9. 被引量:1
  • 6Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215. 被引量:1
  • 7Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789. 被引量:1
  • 8Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568. 被引量:1
  • 9Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978. 被引量:1
  • 10Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57. 被引量:1

共引文献239

同被引文献27

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部