期刊文献+

SRAM型FPGA的CLB模块测试技术 被引量:2

CLB Module Testing Technology of SRAM-based FPGA
下载PDF
导出
摘要 针对FPGA芯片中CLB模块的测试难点,主要介绍了对FPGA芯片进行内建自测试的一种测试方法。在CLB模块中采用内建自测试分别对CLB模块的三态缓冲器、触发器、分布式RAM、CLB内部进位链与门、锁存器、算数逻辑、多路选择器MUXF6、移位寄存器进行测试,从而达到了缩短测试时间、全覆盖测试的目的。 Because the CLB module of FPGA chip is difficult to test, the article mainly introduces BIST test method for the FPGA chip. In the CLB module, using the BIST separately test on the CLB module of the three state buffers, flip flops, distributed RAM, CLB internal carry chain, door latch, arithmetic logic, MUXF6, shift register, so as to shorten the testing time, reach the purpose of full coverage testing.
出处 《电子与封装》 2015年第8期17-20,共4页 Electronics & Packaging
关键词 FPGA CLB模块 BIST 全覆盖 FPGA CLB module BIST full coverage
  • 相关文献

参考文献4

二级参考文献24

  • 1杨晗,冯耀莹,许弟建.高速D/A转换器动态参数测试方法研究[J].微电子学,2007,37(3):338-340. 被引量:3
  • 2Metra C et al. Novel technique for testing FPGA. Design, Automation and Test in Europe, Palais des Congres Paris, France,1998, pp,89-94. 被引量:1
  • 3Alderighi M, Gummati E, Piuri V, Sechi G. A FPGA based implementation of a fault tolerant neural architecture for photon identification. In Proc. the Int. Symp. Field-Programmable Gate Arrays, Monterey, CA, USA, 1997, pp.166-172. 被引量:1
  • 4Renovell M, Figueras Jl Zorian Y. Test of RAM-based FPGA: Methodology and application to the interconnect. In Proc,15th VLSI Test Sy,p., Anaheim, USA, 1997, pp,230-237. 被引量:1
  • 5Stroud C, Wijesuriya S, Hamilton C, Abramovici M. Built-in self-test of FPGA interconnect. In Proc. the IEEE Int. Test Conf., Washington DC, USA, 1998, pp.404-411. 被引量:1
  • 6Sun X, Xu J, Trouborst P. Testing Xilinx XC4000 configurable logic blocks with carry logic modules. In Proc. the IEEE Int. Syrnp, Defect and Fault Tolerance in VLSI Systems, San Francisco, CA, USA, October 2001,pp.221-229. 被引量:1
  • 7Renovell M, Portal J M, Figueras J, Zorian Y. RAM-based FPGAs: A test approach for the configurable logic. In Proc. the Design, Automation and Test in Europe, Palals des Congres Paris, France, 1998, pp,82-88. 被引量:1
  • 8Huang W K, Meyer F J, Park N, Lombardi F. Testing memory modules in SRAM-based configurable FPGAs. In Proc. IEEE International Workshop on Memory Technology, Design and Test, San Jose, CA, USA, August 1997, pp.79-86. 被引量:1
  • 9Renovell M, SRAM-based FPGAs: A structural test approach. IEEE Ⅺ Brazilian Symposium on Integrated Circuit Design, Rio de Janeiro, Brazil, Oct, 1998, pp.67-72. 被引量:1
  • 10Inoue T et al. Universal test complexity of field programmable gate arrays. In Proc. Asian Test Symp., Bangalore, India,1995, pp.259-265. 被引量:1

共引文献9

同被引文献25

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部