2The CoreConnectTM Bus Architecture[R]. IBM Inc, White Paper, 1999. 被引量:1
3Ladbury R L, Berg M D, Wilcox E P, et al. Use of Com- mercial FPGA - Based Evaluation Boards for Single - Event Testing of DDR2 and DDR3 SDRAMs. 2013. 被引量:1
4Xilinx Inc. Zynq - 7000 SoC and 7 Series Devices Memory In- terface Solutions v2.0, 2013. 被引量:1