期刊文献+

基于分段多项式近似的DDFS研究及FPGA实现 被引量:2

FPGA implementation of a direct digital frequency synthesizer based on piecewise polynomial approximation
下载PDF
导出
摘要 提出一种直接数字频率合成器(DDFS)的设计方法,采用分段多项式近似的算法模型代替传统的查找表方式,实现相位至余弦幅度的映射。选择拟合余弦函数均方误差最小的两段四阶偶次幂多项式,使在合成信号的无杂散动态范围(SFDR)达到最大(94.98 dBc)。然后基于FPGA实现了相幅映射为14位输入位宽结构的DDFS,对实现该方法定点量化的数字系统进行了分析和优化,结果表明,量化后的DDFS输出信号幅度的绝对误差小于2.6×10^(-4),SFDR约93 dBc,接近理论上的SFDR上界。该研究工作为下一代天基感应式磁力仪的高精度在轨定标信号源提供一种可能的新方法。 A design of direct digital frequency synthesizer( DDFS) is proposed in this paper. Piecewise polynomial approximation algorithm is used to replace the look-up table, which leads to a phase to cosine amplitude mapper. The polynomial expression chosen by minimum-mead square error is used to achieve the maximum spurious free dynamic range( SFDR), about 94. 98 dBc. A DDFS of14 bit input phase to amplitude mapper is developed in FPGA and an optimized digital system is designed to implement the method. It is shown that digitized amplitude error is smaller than 2.6×10^(-4) and promising result of 93 dBc SFDR, which is much closer to theoretical upper bound. This study also provide a new method about scaling signal source for next generation induction magnetometer.
出处 《电子技术应用》 2018年第3期22-25,30,共5页 Application of Electronic Technique
基金 国家自然科学基金(41274190 41074130)
关键词 直接数字频率合成器 分段多项式近似 无杂散动态范围 FPGA DDFS piecewise polynomial approximation spurious free dynamic range FPGA
  • 相关文献

参考文献2

二级参考文献19

  • 1李晓芳,常春波,高文华.基于FPGA的DDS算法的优化[J].仪器仪表学报,2006,27(z1):896-898. 被引量:15
  • 2Avanindra Madisetti,Alan Y Kwentus,Alan N Willson.A 100-MHz,16-b,drectdigital frequency synthesizer with a 100-dBc spurious-free dynamic range[J].IEEE Journal of Solid-State Circuits,1999,34(8):1034-1043. 被引量:1
  • 3Chang Yongkang,Earl E Swartzlander.An analysis of the CORDIC algorithm for direct digital frequency synthesis[A].Proceedings of the IEEE International Conference on Application-Specific Systems,Architectures and Processors[C].NY,USA:IEEE,2002.112-119. 被引量:1
  • 4TerenceK Rodrigues,Earl E Swartzlander.Adaptive CORDIC:using parallel angle recoding to accelerate rotations[J].IEEE Computer Society,2010,59(4):522-531. 被引量:1
  • 5Shen-Fu Hsiao,Yu-Hen Hu,Tso-Bing Juang.A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations[J].IEEE Signal Processing Letters 2004,11(2):152-155. 被引量:1
  • 6Tso-Pin Chuang,Chao-Chuan Huang,Shen-Fu Hsiao.Design of a CORDIC-based SIN/COS intellectual property(IP) using predictable sign bits[A].Proceedings of the 27th European Solid-State Circuits Conference[C].Villach,Austria,2001.277-280. 被引量:1
  • 7B Lakshmi,A S Dhar.FPGA implementation of a high speed VLSI architecture for CORDIC[A].Proceedings of IEEE Region 10 Conference TENCON[C].USA:IEEE,2009.1-5. 被引量:1
  • 8Tso-Bing Juang.Low latencyangle recoding methods for the higher bit-width parallel CORDIC rotator implementations[J].IEEE Circuits and Systems Society,2008,55(11):1139-1143. 被引量:1
  • 9Tso-Bing Juang,Shen-Fu Hsiao,Ming-Yu Tsai.Para-CORDIC:parallel CORDIC rotation algorithm[J].IEEE Circuits and Systems Society,2004,51(8):1515-1524. 被引量:1
  • 10Hu,Yu Hen.The quantization effects of the CORDIC algorithm[J].IEEE Signal Processing Society,1992,40(4):834-844. 被引量:1

共引文献19

同被引文献15

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部