期刊文献+

基于自适应查找表法的FPGA内高精度求模取对数模块设计

Design of high-precision modulo operation and logarithm module in FPGA based on adaptive lookup table method
下载PDF
导出
摘要 作为通用的处理器,FPGA优势不言而喻,但也存在一些明显的不足,复数的求模取对数运算就是其中之一。介绍了一种利用CORDIC算法完成高精度的求模运算,再利用自适应查找表法实现高精度取对数运算。该流程实现简单,运行速率快。 It goes without saying that the FPGA, as the general processor, has a variety of advanta- ges. However, it also has some deficiencies such as mod operation and logarithm algorithm of the complex number. A high-precision mod operation is introduced based on the CORDIC algorithm, and then the high-precision logarithmic algorithm is realized through the adaptive lookup table (LUT) method, both of which can be easily implemented with fast operating speed.
作者 徐修峰
出处 《雷达与对抗》 2016年第2期35-37,49,共4页 Radar & ECM
关键词 FPGA CORDIC 求模值 取对数 自适应查找表法 FPGA CORDIC modulo value logarithm adaptive LUT method
  • 相关文献

参考文献3

二级参考文献31

  • 1王国宏 ,何伍福 .Lognormal杂波环境中基于Hough变换的目标检测[J].海军航空工程学院学报,2005,20(6):601-605. 被引量:7
  • 2[5]George W Stimson.机载雷达导论[M].南京:信息产业部第14研究所,2001:149-157 被引量:1
  • 3J N Mitchell.Computer multiplication and division using binary logarithms[J].IRE Trans on Electronic Computers,1962,11 (8):512-517. 被引量:1
  • 4Duncan J McLaren.Improved Mitchell-based logarithmic multiplier for low-power DSP applications[C].IEEE Int'l SoC Conf,Portland,USA,2003. 被引量:1
  • 5S Ramaswamy,R Siferd.CMOS VLSI implementation of a digital logarithmic multiplier[C].IEEE National Aerospace and Electronics Conf,Dayton,USA,1996. 被引量:1
  • 6V Oklobdzija.An implementation algorithm and design of a novel leading zero detector circuit[C].The 26th IEEE Asilomar Conf on Signals,Systems,and Computers,Pacific Grove,USA,1992. 被引量:1
  • 7V Oklobdzija.An algorithmic and novel design of a leading zero detector circuit:Comparison with logic synthesis[J].IEEE Trans on VLSI Systems,1994,2(1):124-128. 被引量:1
  • 8M Schmookler,D Mikan.Two-state leading zero/one anticipator(LzA)[P].US Patent,5493520.1996-02. 被引量:1
  • 9K H Abed,R Siferd.CMOS VLSI implementation of 16-bit logarithm and anti-logarithm converters[C].IEEE Midwest Symp on Circuits and Systems,Lan Sing,USA,2000. 被引量:1
  • 10Khalid H Abed,Raymond E Siferd.CMOS VLSI implementation of a low-power logarithmic converter[J].IEEE Trans on Computers,2003,52(11):1421-1433. 被引量:1

共引文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部