期刊文献+

面向5 nm CMOS技术代堆叠纳米线释放工艺研究 被引量:2

Release of Stacked Nanowires for 5 nm CMOS Node: An Experimental Study
下载PDF
导出
摘要 针对5 nm CMOS技术代亟待解决的纳米线释放难题,通过实验探究了HF(6%)∶H_2O_2(30%)∶CH_3COOH(99.8%)=1∶2∶3的混合溶液放置时间对纳米尺度外延堆叠GeSi/Si/GeSi/Si结构释放影响。混合溶液放置时间在48 h内,GeSi层的腐蚀速率会随着溶液的放置时间的增加而变大,48 h后腐蚀速率趋于稳定。另外,在厚度相同的情况下,Ge Si层的腐蚀速率会随着Ge含量的增加而变大。本文实现了腐蚀纳米尺度GeSi的同时没有对Si造成损伤,对于厚度为31.3 nm的GeSi层,腐蚀的深宽比达到了17∶1,而且没有出现倒塌现象。该湿法腐蚀工艺对于5 nm及以下技术代堆叠纳米线制造、SON结构、新型MEMS和传感器件制造等具有一定的借鉴和指导意义。 Herein,we experimentally addressed the release of stacked nanowire( SNW) for 5 nm CMOS node via wet etching. The influence of the holding time of the Ge Si/Si/Ge Si/Sistacked nano-array in HF-H_2O_2-CH_3COOH solution on the selective etching-rate of the Ge Si sacrifice layer was investigated with scanning electron microscopy,high resolution X-ray diffraction and transmission electron microscopy. The results show that the etching-rate of Ge Si layer depends on the holding time and Ge-content. For example,as the holding time increased,the etching-rate linearly increased,levelling off after 48 h; and with a fixed thickness of Ge Si layer,the etching-rate increased with an increase of the Ge-content.The well-defined nano-structured Ge Si,with a depth-to-width ratio of 17∶ 1 and without a bending problem,was successfully fabricated by wet-etching of the 31. 3 nm Ge Si layer under the optimized conditions.
出处 《真空科学与技术学报》 EI CAS CSCD 北大核心 2018年第2期121-126,共6页 Chinese Journal of Vacuum Science and Technology
基金 02重大科技专项(No.2013ZX02303007,2013ZX02303001) 国家重点研发计划(No.2016YFA0301701)
关键词 GESI HF-H2O2-CH3COOH溶液 纳米线 CH3COOH GeSi,The HF-H2O2-CH3COOH system, Nanowires, CH3COOH
  • 相关文献

参考文献2

二级参考文献12

  • 1邹德恕,陈建新,袁颖,董欣,高国,沈光地.SiGe/SiHBT制造中干法、湿法腐蚀技术的研究[J].半导体技术,1997,13(1):26-28. 被引量:1
  • 2TAKAGI S, HOYT J L, WELSER J J, et al. Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal oxide semiconductor field-effect transistors [ J ]. Journal of Applied Physics, 1996, 80 (3): 1567-1577. 被引量:1
  • 3PEOPLE R, BEAN J C. Calculation of critical layer thickness versus lattice mismatch for G%Si_ x/Si strained layer heterostructures [ J ]. Applied Physics Letters, 1985, 47 (3): 322-324. 被引量:1
  • 4SAMAVEDAM S B, TAYLOR W J, GRANT J M, et al. Relaxation of strained Si layers grown on SiGe buffers [ J ]. Journal of Vacuum Science & Technology: B, 1999, 17 (4): 1424-1429. 被引量:1
  • 5LANGDO T A, CURRIE M T, CHENG Z Y, et al. Strained Si on insulator technology: from materials to devices [J], Solid-State Electronics, 2004, 48 (8): 1357 - 1367. 被引量:1
  • 6TARASCttI G, PITERA A J, MCGILL L M, et al. Strained-Si-on-insulator (SSOI) and SiGe-on-insulator (SGOI) : fabrication obstacles and solutions [ C ] // Proceedings of Materials Research Society Symposium.Boston, MA, USA, 2003: 105-110. 被引量:1
  • 7HIRASHITA N, NUMATA T, TEZUKA T, et al. Strained-Si/ SiGe-on-insulator wafers fabricated by Ge condensation process [C]// Proceedings of IEEE International SOl Conference. Charleston, SC, USA, 2004:141 - 142. 被引量:1
  • 8TRINKAUS H, HOLLANDER B, RONGEN ST, et al. Strain relaxation mechanism for hydrogen-implanted Si _ x Gex/Si (100) heterostructures [J]. Applied Physics Letters, 2000, 76 (24): 3552-3554. 被引量:1
  • 9HOLLJi.NDER B, BUCA D, MANTL S, et al. Wet chemical etehing of Si, Si xGex, and Ge in HF:H202: CH3COOH [ J]. Journal of the Electrochemical Society, 2010, 157 (6): H643-H646. 被引量:1
  • 10GODBEY D J, KRIST A H, HOBART K D, et al. Selective removal of Si _ xGe from (100) Si using HNO3 and HF [ J ]. Journal of the Electrochemical Society, 1992, 139 (lO): 2943-2947. 被引量:1

共引文献3

同被引文献4

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部