期刊文献+

使用赛道存储单元的近阈值非易失SRAM

A Racetrack Memory Based Near-Threshold Non-Volatile SRAM
下载PDF
导出
摘要 利用在一个单元上可以存储多位信息的赛道存储单元,设计了在近阈值电源电压下工作的非易失SRAM。通过恰当选择赛道存储单元的设计参数,并利用正向衬底偏压等技术,使其能在近阈值电源电压(0.5V)下可靠工作。该非易失SRAM与电源门控技术配合使用,可以解决在近阈值环境下泄漏电流占比过大的问题。仿真结果显示,在典型应用下,可降低传感网芯片中存储器部分能耗的40.9%。 A near threshold voltage non-volatile SRAM (nvSRAM) was designed by using the racetrack memory cells which could storage multiple bits in a single cell. By discussing and properly choosing the parameters of the racetrack memory cell as well as adopting forward body bias technology, the proposed nvSRAM was made operate at near threshold supply voltage (0. 5 V). It was combined with the power gating technology to solve the problem that the leakage currents would dominate the total currents in the design of near-threshold circuit. Simulation results showed that the energy consumption of the memory in the sensor network SoC was reduced by 40.9% in a typical condition.
出处 《微电子学》 CAS CSCD 北大核心 2016年第3期398-401,共4页 Microelectronics
基金 国家自然科学基金资助项目(61271269) 国家高技术研究发展(863计划)资助项目(2013AA01320) 北京市青年英才计划资助项目(YETP0102)
关键词 非易失存储器 近阈值电路 赛道存储单元 Non-volatile memory Near-threshold circuit Racetrack memory cell
  • 相关文献

参考文献8

  • 1PARKIN S S, HAYASHI M, THOMAS L. Magnetic domain-wall racetrack memory [J]. Science, 2008, 320(5873) : 190-194. 被引量:1
  • 2ANNUNZIATA A J, GAIDIS M C, THOMAS L, et al. Racetrack memory cell array with integrated magnetic tunnel junction readout [C] // IEEE IEDM. Washington D C, USA. 2011: 24.3.1-24.3.4. 被引量:1
  • 3ZHANG Y, ZHAO W, RAVELOSONA D, et al. Perpendicula:magnetic anisotropy CoFeB racetrack memory [J]. J AppiPhys, 2012, 111(9): 093925. 被引量:1
  • 4TSUNODA K, NOSHIRO H, YOSHIDA C, et al. A novel MTJ for STT-MRAM with a dummy free layer and dual tunnel junctions [C] // IEEE IEDM. San Francisco, CA, USA, 2012:29-1. 被引量:1
  • 5ZHANG C, SUN G, ZHANG W, et al. Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power [C] // 20th IEEE ASP- DAC. Tokyo, Japan. 2015: 100-105. 被引量:1
  • 6SUN Z, WU W, LI H. Cross-layer racetrack memory design for ultra high density and low power consumption [ C ] // 50th IEEE DAC. San Francisco, CA, USA. 2013: 1-6. 被引量:1
  • 7SUN G, ZHANG C, LI H, et al. From device to system: cross-layer design exploration of racetrack memory [ C] // DATE Conf. Grenoble, France. 2015 : 1018-1023. 被引量:1
  • 8CHANGI, KIMJ, PARKS, etal. A2 kbl0Tsub- threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS [J]. IEEE J Sol Sta Circ, 2009, 44(2): 650-658. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部