期刊文献+

基于改进遗传算法的片上网络低功耗映射方法 被引量:4

Modified genetic algorithm based method on low-power mapping in network-on-chip
下载PDF
导出
摘要 针对规模庞大的应用如何在No C平台上低功耗地运行,提出了一种基于改进遗传算法的片上网络低功耗映射方法。该方法利用任务节点的通信权重和映射平台的结构特征,对任务节点进行优先级划分并根据任务节点优先级及其连接关系获取较优初始映射解集。在此基础上,在遗传操作中加入轮盘转赌、最优邻居选择、进化逆转等操作,同时每次迭代中都以一定的概率选择初始解,防止算法停滞。实验结果表明,在相同任务模型和映射平台下,改进遗传算法对比于传统遗传算法和随机映射方法,都大幅度降低了功耗。 Focusing on the power decreasing of large-scale applications in network-on-chip,this paper proposed a modified genetic algorithm based method on low-power mapping. With communication weights of task nodes and structural features of mapping platform,this method acquired better initial mapping solution set with the consideration of task node priority and its connection. Moreover,it introduced the roulette wheel selection,best-neighbor selection and reverse evolution,and selected the initial solution with a certain probability at each iteration to prevent the algorithm stagnation. Experimental results show that,when maintaining the same task model and mapping platform,compared with the genetic algorithm and random mapping algorithm,our proposed algorithm greatly decreases the energy consumption.
出处 《计算机应用研究》 CSCD 北大核心 2016年第6期1862-1866,共5页 Application Research of Computers
基金 国家"973"计划资助项目(2012CB315904)
关键词 片上网络 低功耗 映射 改进遗传算法 结构特征 较优初始解 network-on-chip low-power mapping modified genetic algorithm structural feature better initial solution
  • 相关文献

参考文献14

  • 1Yang Pengfei,Wang Quan.Effective task scheduling and IP mapping algorithm for heterogeneous NoC-based MPSoC[J].Mathematical Problems in Engineering,2014,2014:1-8. 被引量:1
  • 2Benini L,De Micheli G.Networks on chips:a new SoC paradigm[J].IEEE Computer,2002,35(1):70-78. 被引量:1
  • 3董文箫..片上网络低功耗设计研究[D].浙江大学,2010:
  • 4孙榕,林正浩.基于遗传算法的NoC处理单元映射研究[J].计算机科学,2008,35(4):51-53. 被引量:6
  • 5Tosun S,Ozturk O,Ozen M.An ILP formulation for application mapping onto Network-on-Chips[C] //Proc of International Conference on Application of Information and Communication Technologies.[S.l.] :IEEE Press,2009:1-5. 被引量:1
  • 6Wu Ning,Mu Yifeng,Zhou Fang,et al.GA-MMAS:an energyaware mapping algorithm for 2D Network-on-Chip[C] //Proc of World Congress on Engineering and Computer Science.2011. 被引量:1
  • 7Zang Mingxiang,You Hao.Low power NOC process element mapping-using genetic algorithm[J].Computer Science,2012,9(3):557-563. 被引量:1
  • 8Sahu P K,Shah T,Manna K,et al.Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization[J].IEEE Trans on Very Large Scale Integration (VLSI) Systems,2014,22(2):300-312. 被引量:1
  • 9杨盛光,李丽,高明伦,张宇昂.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. 被引量:46
  • 10Hu Jingcao,Marculescu R.Energy-and performance-aware mapping for regular NoC architectures[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2005,24(4):551-562. 被引量:1

二级参考文献24

  • 1吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 2张传顺,莫蓉,石胜友,常智勇,陈泽峰.基于遗传算法的制造网格资源调度方法研究[J].中国机械工程,2006,17(18):1916-1920. 被引量:12
  • 3Kumar S,Jantsch A,soininen J,et al. A Network on Chip Architecture and Design Methodology[C]. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, Washington DC, USA: IEEE Computer Society, 2002 被引量:1
  • 4Wang H S, Zhu X, Peh L S, et al. Orion: a power-performance simulator for interconnection networks[C]. In: Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture, Washington DC, USA: IEEE Computer Society, 2002. 294-305 被引量:1
  • 5Hemani A. Jantsch A,Kumar S,et al. Network on a chip: An architecture for billion transistor era[C]. In: Proceeding of the IEEE NorChip Conference, November 2000 被引量:1
  • 6Hu J, Marculescu R. Energy-aware Mapping for Tile-based NoC Architectures Under Performance Constraints[C]. In.. Proceedings of the 2003 onference on Asia South Pacific Design Automation. New York, USA: ACM Press, 2003. 233-239 被引量:1
  • 7Garey M R, Johnson D S. Computers and intractability: a guide to the theory of NP-completeness[M]. New York, USA: W H Freeman & Co, 1979 被引量:1
  • 8Hu Jingcao,Marculescu R. A survey of wormhole routing techniques in direct networks[C]. Los Alamitos, CA, USA: IEEE Computer Society Press, 1993 被引量:1
  • 9Khan G N, Gu Wei. Fault-tolerant Wormhole Routing Using a Variation of Distributed Recovery Block Approach [C]. IEEE Proceedings of Computers and Digital Techniques, 2000,147 (6):397-402 被引量:1
  • 10Ye T T , Benini L, De Micheli G. Analysis of power consumption on switch fabrics in network routers[C]. In: Proceedings of Design Automation Conference,June 2002. 524-529 被引量:1

共引文献48

同被引文献19

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部