期刊文献+

片上网络中面向链路故障的容错路由方法研究 被引量:2

Research on fault tolerant routing method for faulty links in networks-on-chip
下载PDF
导出
摘要 针对片上网络中传统的容错路由算法的高报文延时和故障区域拥塞等不足,利用两个虚拟信道提出一种新的容错路由方法。该方法通过确定每个虚拟信道哪些转向被允许和禁止,使得一个虚拟信道中被禁止的转向在另一信道被允许。当发生链路故障时,该方法基于一种新的故障信息传播机制使报文在最短路径上传输;通过充分利用网络中的所有被允许转向对该方法进行扩展,以支持多链路故障。最后的仿真实验也验证了该方法的有效性。 In order to solve the problem of high packet delay and congestion around the faulty region of the traditional faulttolerant routing algorithms in networks-on-chip,this paper presented a fault-tolerant routing method using two virtual channels.The method determined the prohibited and permitted turns on each virtual channel in such a way that prohibited turns in one virtual channel were permitted in the other one. When a link failure occured,the proposed method based on a new fault information dissemination mechanism made the packet transmission on the shortest path. In addition,the method was extended to support multiple faulty links by fully utilizing all allowable turns in the network. Finally,the simulation also verifies the effectively of the proposed method.
出处 《计算机应用研究》 CSCD 北大核心 2016年第5期1415-1418,1423,共5页 Application Research of Computers
基金 国家自然科学基金资助项目(61401095/F0103)
关键词 片上网络 链路故障 容错路由 最短路径 被允许转向 networks-on-chip(NoC) faulty links fault-tolerant routing shortest paths allowable turns
  • 相关文献

参考文献13

二级参考文献132

  • 1张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 2Kumar R,Farkas K I,Jouppi N P,et al.Single-ISA heterogeneous multi-core architectures:the potential for processor power reduction[C]//Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture.Los Alamitos:IEEE Computer Society Press,2003:81-92. 被引量:1
  • 3Dally W J,Towles B.Principles and practices of interconnection networks[M].San Francisco:Morgan Kaufmann Publishers,2004:1-2. 被引量:1
  • 4Zhang L,Han Y H,Xu Q,et al.Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology[C]//Proceedings of Design,Automation and Test in Europe Conference & Exhibition.Los Alamitos:IEEE Computer Society Press,2008:891-896. 被引量:1
  • 5Zhang L,Han Y H,Li H W.Fault tolerance mechanism in chip many-core processors[J].Journal of Tsinghua Science and Technology,2007,12(Suppl1):169-174. 被引量:1
  • 6Burger D,Goodman J R.Billion-transistor architectures:there and back again[J].Computer,2004,37(3):22-28. 被引量:1
  • 7Chalasani S,Boppana R V.Fault-tolerance with multimodule routers[C]//Proceedings of the 2nd International Symposium on High-Performance Computer Architecture.Los Alamitos:IEEE Computer Society Press,1996:201-210. 被引量:1
  • 8Linder D H,Harden J C.An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes[J].IEEE Transactions on Computers,1991,40(1):2-12. 被引量:1
  • 9Ho C T,Stockmeyer L.A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers[J].IEEE Transactions on Computers,2004,53(4):427-438. 被引量:1
  • 10Gómez M E,Nordbotten N A,Flich J,et al.A routing methodology for achieving fault tolerance in direct networks[J].IEEE Transactions on Computers,2006,55(4):400-415. 被引量:1

共引文献45

同被引文献11

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部